

### **Digitally Enhanced Power Analog Synchronous Low-Side PWM Controller**

### Features:

- Input Voltage: 4.5V to 42V
- Can be configured with Multiple Topologies including but not limited to:
  - Flyback
  - Ćuk
  - -B oost
  - SEPIC (Single-Ended Primary-Inductor Converter)
- Capable of Quasi-Resonant or Fixed-Frequency
   Operation
- · Low Quiescent Current: 5 mA Typical
- Low Sleep Current: 30 µA Typical
- Low-Side Gate Drivers:
  - +5V Gate Drive
  - 0.5A Sink/Source Current
  - -+ 10V Gate Drive
  - 1A Sink/Source Current
- Peak Current Mode Control
- Differential Remote Output Sense
- Multiple Output Systems:
  - Master or Slave
- Configurable Parameters:
  - -V <sub>REF</sub>, Precision I<sub>OUT</sub>/V<sub>OUT</sub> Set Point (DAC)
  - Input Undervoltage Lockout (UVLO)
  - Input Overvoltage Lockout (OVLO)
  - Detection and Protection
  - Primary Current Leading Edge Blanking (0, 50 ns, 100 ns and 200 ns)
  - Gate Drive Dead Time (16 ns to 256 ns)
  - Fixed Switching Frequency Range: 31.25 kHz to 2.0 MHz
  - Slope Compensation
  - Quasi-Resonant Configuration with Built-in Comparator and Programmable Offset Voltage Adjustment
  - Primary Current Offset Adjustment
  - Configurable GPIO Pin Options
- Integrated Low-Side Differential Current Sense
   Amplifier
- ±5% Current Regulation
- · Thermal Shutdown

### **Microcontroller Features:**

- Precision 8 MHz Internal Oscillator Block:
   Sectors and instant of the 140% the missel
- Factory-calibrated to ±1%, typical
- Interrupt Capable
- -F irmware
- Interrupt-on-Change Pins
- Only 35 Instructions to Learn
- 4096 Words On-Chip Program Memory
- High Endurance Flash:
  - 100,000 write Flash Endurance
  - Flash Retention: >40 years
- Watchdog Timer (WDT) with Independent Oscillator for Reliable Operation
- Programmable Code Protection
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via Two Pins
- Eight I/O Pins and One Input-Only Pin
  - Two Open Drain Pins
- Analog-to-Digital Converter (ADC):
  - 10-bit Resolution
  - Five External Channels
- Timer0: 8-bit Timer/Counter with 8-bit Prescaler
- Enhanced Timer1:
  - 16-bit Timer with Prescaler
  - Two Selectable Clock Sources
- Timer2: 8-Bit Timer with Prescaler
  - 8-bit Period Register
- I <sup>2</sup>C<sup>™</sup> Communication:
  - 7-bit Address Masking
  - Two Dedicated Address Registers

### Pin Diagram – 24-Pin QFN (MCP19114)




TABLE 1: 24-PIN SUMMARY

TADLE I.										
Q	24-Pin QFN	ANSEL	A/D	Timers	MSSP	Interrupt	Pull-up	Basic	Additional	
GPA0	1	Y	AN0	—		IOC	Y	—	Analog/Digital Debug Output <sup>(1)</sup>	
GPA1	2	Y	AN1	_	_	IOC	Y	—	Sync Signal In/Out <sup>(2)</sup>	
GPA2	3	Y	AN2	T0CKI	_	IOC INT	Y	—	_	
GPA3	4	Y	AN3	_	_	IOC	Y	—	—	
GPA5	7	Ν	_	_	_	IOC <sup>(4)</sup>	Y <sup>(5)</sup>	MCLR	Test Enable Input	
GPA6	6	Ν	_	—		IOC	Y	ICSPDAT	Dual Capture/Compare Input	
GPA7	5	Ν	_	_	SCL	IOC	Ν	ICSPCLK	—	
GPB0	8	Ν	_	_	SDA	IOC	Ν	—	—	
GPB1	24	Y	AN4	—	_	IOC	Y	—	V <sub>REF2</sub> <sup>(3)</sup>	
DESAT <sub>N</sub>	9	Ν	_	_	_	—	_	—	DESAT Negative Input	
DESAT <sub>P</sub> / I <sub>SOUT</sub>	10	Ν	—		—	_	_	—	DESAT <sub>P</sub> Input or I <sub>SOUT</sub> Output <sup>(6)</sup>	
I <sub>SP</sub>	11	Ν	—	—	_	—	Y	—	Current Sense Amplifier Positive Input	
I <sub>SN</sub>	12	Ν	_	—	_	—	_	—	Current Sense Amplifier Negative Input	
I <sub>P</sub>	13	Ν	—	—	_	—	_	—	Primary Input Current Sense	
A <sub>GND</sub>	14	Ν	—	—	_	—	_	A <sub>GND</sub>	Small Signal Ground	
P <sub>GND</sub>	15	Ν	—	—		—	—	P <sub>GND</sub>	Large Signal Ground	
SDRV	16	Ν	—		_	_	_	—	Secondary LS Gate Drive Output	
PDRV	17	Ν	—	—	_	—		—	Primary LS Gate Drive Output	
V <sub>DR</sub>	18	Ν	—	—		—	_	V <sub>DR</sub>	Gate Drive Supply Voltage	
V <sub>DD</sub>	19	Ν	_	_	_	_	_	V <sub>DD</sub>	V <sub>DD</sub> Output	
V <sub>IN</sub>	20	Ν	—	—		—	_	V <sub>IN</sub>	Input Supply Voltage	
V <sub>S</sub>	21	Ν		—					Output Voltage Sense	
I <sub>FB</sub>	22	Ν		_		—		—	Error Amplifier Feedback Input	
I <sub>COMP</sub>	23	Ν	—	—	_	—	_	—	Error Amplifier Output	
Nata 4.										

Note 1: The Analog/Digital Debug Output is selected through the control of the ABECON register.

- 2: Selected w hen functioning as master or s lave by proper configuration of the MSC <1:0> bits in the MODECON register.
- 3: V<sub>REF2</sub> output selected when configured as master by proper configuration of the MSC<1:0> bits in the MODECON register.
- **4:** The IOC is disabled when  $\overline{\text{MCLR}}$  is enabled.
- 5: Weak pull-up always enabled when MCLR is enabled, otherwise the pull-up is under user control.
- 6: When RFB of MODECON<5> = 0, internal feedback resistor and DESAT<sub>P</sub> input are enabled. When RFB = 1,  $I_{SOUT}$  is enabled.

### Pin Diagram – 28-Pin QFN (MCP19115)




TABLE 2: 28-PIN SUMMARY

TADLE Z.	20-FIN SUMIWART									
0/1	28-Pin QFN	ANSEL	A/D	Timers	MSSP	Interrupt	Pull-up	Basic	Additional	
GPA0	1	Y	AN0	—	_	IOC	Y	—	Analog/Digital Debug Output <sup>(1)</sup>	
GPA1	2	Y	AN1	_		IOC	Y	_	Sync Signal In/Out <sup>(2)</sup>	
GPA2	3	Y	AN2	TOCKI	—	IOC INT	Y		_	
GPA3	5	Y	AN3	_		IOC	Y	_	_	
GPA5	8	Ν				IOC <sup>(4)</sup>	Y <sup>(5)</sup>	MCLR	Test Enable Input	
GPA6	7	N	_	—	—	IOC	Y	_	Dual Capture/Single Compare1 Input	
GPA7	6	Ν	_	—	SCL	IOC	Ν	—	—	
GPB0	10	Ν	—	—	SDA	IOC	Ν	—	—	
GPB1	26	Y	AN4	—	_	IOC	Y	—	V <sub>REF2</sub> <sup>(3)</sup>	
GPB4	4	Y	AN5	—	_	IOC	Y	ICSPDAT	—	
GPB5	27	Y	AN6	—	_	IOC	Y	ICSPCLK	—	
GPB6	28	Y	AN7	—	_	IOC	Y	—	—	
GPB7	9	Y	_	—	_	IOC	Y	—	Single Compare2 Input	
DESAT <sub>P</sub> / I <sub>SOUT</sub>	12	N	—	—	_	—	_	—	DESAT <sub>P</sub> input or I <sub>SOUT</sub> Output <sup>(6)</sup>	
DESAT <sub>N</sub>	11	Ν		—	_	_			DESAT Negative Input	
I <sub>SP</sub>	13	N	—	—	_	—	Y	—	Current Sense Amplifier Non-Inverting Input	
I <sub>SN</sub>	14	N	—	—	—	—		—	Current Sense Amplifier Inverting Input	
l <sub>P</sub>	15	Ν	_	—	_	—	_		Primary Input Current Sense	
A <sub>GND</sub>	16	Ν		—	_	_		A <sub>GND</sub>	Small Signal Ground	
P <sub>GND</sub>	17	Ν	_	—	_	—	_	P <sub>GND</sub>	Large Signal Ground	
SDRV	18	N	—	—	—	—	_	—	Secondary LS Gate Drive Output	
PDRV	19	Ν	—	—	_	—	_	—	Primary LS Gate Drive Output	
V <sub>DR</sub>	20	Ν	—	—	_	—	_	V <sub>DR</sub>	Gate Drive Supply Voltage	
V <sub>DD</sub>	21	Ν	—	—		—		V <sub>DD</sub>	V <sub>DD</sub> Output	
V <sub>IN</sub>	22	Ν	—	—	_	—	_	V <sub>IN</sub>	Input Supply Voltage	
V <sub>S</sub>	23	Ν	—	—	_	—	_	—	Output Voltage Sense	
I <sub>FB</sub>	24	Ν	—	—	_	—	_	—	Error Amplifier Feedback input	
I <sub>COMP</sub>	25	Ν		—		—			Error Amplifier Output	
						otod thro	ugh tha a	ontrol of the A	RECON register	

Note 1: The Analog/Digital Debug Output is selected through the control of the ABECON register.

2: Selected w hen functioning as master or s lave by p roper c onfiguration of the M SC<1:0> b its in t he MODECON register.

- **3:** VREF2 output selected when configured as master by proper configuration of the MSC<1:0> bits in the MODECON register.
- **4:** The IOC is disabled when  $\overline{\text{MCLR}}$  is enabled.
- 5: Weak pull-up always enabled when MCLR is enabled, otherwise the pull-up is under user control.
- 6: When RFB of MODECON<6> =0 Internal feedback resistor is enabled allow with DESAT<sub>P</sub> input. When RFB=1, I<sub>SOUT</sub> is enabled.

### **Table of Contents**

1.0	Device Overview	
2.0	Pin Description	13
3.0	Functional Description	19
4.0	Electrical Characteristics	
5.0	Digital Electrical Characteristics	29
6.0	Configuring the MCP19114/5	37
7.0	Typical Performance Curves	
8.0	System Bench Testing	57
9.0	Device Calibration	59
10.0	Memory Organization	67
11.0	Device Configuration	79
12.0	Oscillator Modes	81
13.0	Resets	
14.0	Interrupts	
15.0	Power-Down Mode (Sleep)	99
16.0	Watchdog Timer (WDT)	101
17.0	Flash Program Memory Control	103
18.0	I/O Ports	109
19.0	Interrupt-On-Change	119
20.0	Internal Temperature Indicator Module	123
21.0	Analog-to-Digital Converter (ADC) Module	125
	Timer0 Module	
23.0	Timer1 Module with Gate Control	137
24.0	Timer2 Module	141
25.0	Enhanced PWM Module	
26.0	Dual Capture/Compare (CCD) Module	147
27.0	PWM Control Logic	
28.0	Master Synchronous Serial Port (MSSP) Module	153
29.0	Instruction Set Summary	195
30.0	In-Circuit Serial Programming™ (ICSP™)	
31.0	Development Support	207
32.0	Packaging Information	211
Appe	ndix A: Revision History	217
Index	·	219
The N	/icrochip Web Site	225
Custo	omer Change Notification Service	225
Custo	omer Support	225
Produ	uct Identification System	227

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

### 1.0 DEVICE OVERVIEW

The MCP19114/5 are h ighly integrated, mixed signal low-side s ynchronous c ontrollers that o perate from 4.5V t o 4 2V. T he f amily fe atures an an alog PW M controller with an integrated microcontroller core used for LED lighting systems, battery chargers and other low-side switch PWM applications. The devices feature an ana log int ernal PWM controller similar to th e MCP1631, and a standard PIC<sup>®</sup> microcontroller similar to the PIC12F617.

Complete c ustomization of d evice o perating parameters, s tart-up or s hutdown profiles, protection levels and fault handling procedures are accomplished by setting digital registers using Microchip's MPLAB<sup>®</sup> X Integrated D evelopment Environment s oftware a nd one of Microchip's many in-circuit debugger and device programmers.

The MCP19114/5 mixed signal low-side synchronous controllers fe ature in tegrated pr ogrammable input UVLO/OVLO, programmable output overvoltage (OV), two lo w-side g ate dri ve out puts w ith i ndependent programmable dead time, programmable leading edge blanking (fo ur st eps), pro grammable 6-b it s lope compensation and an inte grated int ernal programmable oscillator f or fi xed-frequency applications. An int egrated 8-bit reference vol tage (V<sub>REF</sub>) is used for setting output voltage or current. An internal co mparator s upports quasi-resonant applications. Add itional C apture a nd C ompare modules are integrated for additional control, including enhanced di mming ca pability. Th e MC P19114/5 devices contain two internal LDOs. A 5V LDO is used to pow er the i nternal proc essor and provide 5V externally. T his 5V e xternal ou tput ca n b e us ed to supply the gate drive. An analog filter between the V<sub>DD</sub> output and the V DR input is re commended when implementing a 5V gate drive supplied from V<sub>DD</sub>. Two 4.7 µF capacitors are recommended with one placed as c lose a s po ssible to  $\,$  V  $_{DD}$  a nd o ne a s c lose a s possible to  $V_{DR},$  separated by a  $10\Omega$  isolation resistor. DO NOT exceed 10 µF on the V<sub>DD</sub>. An external supply is required to implement higher gate drive voltages. By utilizing Microchip's TC1240A voltage doubler supplied from V  $_{DD}$  to provide V  $_{DR}$ , a 10 V gate drive can be achieved. A 4V LD O is us ed t o po wer the int ernal analog circuitry. The two low-side drivers can be used to operate the power converter in bidirectional mode, enabling the "shaping" of LED dimming current in LED applications or de veloping bid irectional po wer converters for battery-powered applications.

The MCP19114 is packaged in a 24-lead 4 mm x 4 mm QFN. T he MCP19115 i s packaged i n a 2 8-lead 5 mm x 5 mm QFN.


The ab ility for sy stem designers t o configure application-specific features allows the MCP19114/5 to be offered in smaller packages than currently available in in tegrated de vices tod ay. T he G eneral Purp ose Input/Output (G PIO) of th e MC P19114/5 c an b e configured to offer a status output, a device enable, to control a n ex ternal sw itch, a s witching fre quency synchronization output or input or even a device status or "h eartbeat" indicator. T his f lexibility allows th e MCP19114/5 packages and complete solutions to be smaller, thereby sa ving si ze and cost of t he sy stem printed circuit boards.

With integrated features like output current adjust and dynamic output voltage positioning, the MCP19114/5 family has the best in class performance and highest integration level currently available.

Power trains supported by this architecture include but are not limited to bo ost, fly back, quasi-resonant flyback, SEPIC, Ćuk, etc. Two low-side gate drivers are capable of sinking and sourcing 1A at 10V  $V_{DR}$ . With a 5V gate drive, the driver is capable of 0.5A sink and source. The user has the option to allow the VIN UVLO to shut down the drivers by setting the UVLOEN bit. When this bit is not set, the device drivers will ride through the UVLO condition and continue to operate until V DR reaches the gate drive U VLO v alue. This value is s electable at 2.7V or 5.4V and is al ways enabled. An internal reset for the microcontroller core is set to 2.0V. An internal comparator module is used to sense the desaturation of the fly back trans former to synchronize switching for quasi-resonant applications. The operating input voltage for normal device operation ranges from 4.5V to 42V with an absolute maximum of 44V. The maximum transient voltage is 48V for 500 ms. An I<sup>2</sup>C serial bus is used for d evice communications from the PWM controller to the system.




### MCP19114/5 FLYBACK SYNCHRONOUS QUASI-RESONANT BLOCK DIAGRAM




**MCP19114/5** 














### 2.0 PIN DESCRIPTION

The 24-lead M CP19114 a nd 28-lead M CP19115 devices fe ature pi ns that have m ultiple functions associated with each pi n. Table 2-1 provides a description of the different functions. Refer to **Section 2.1 "Detailed Pin Functional Description"** for more detailed information.

Name	Function	Input Type	Output Type	Description				
GPA0/AN0/TEST_OUT	GPA0	TTL	CMOS	General-purpose I/O				
	AN0	AN	_	A/D Channel 0 input				
	TEST_OUT	_	_	Internal analog/digital signal multiplexer output <sup>(1)</sup>				
GPA1/AN1/CLKPIN	GPA1	TTL	CMOS	General-purpose I/O				
	AN1	AN	_	A/D Channel 1 input				
	CLKPIN	ST	CMOS	Switching frequency clock input or output <sup>(2)</sup>				
GPA2/AN2/T0CKI/INT	GPA2	ST	CMOS	General-purpose I/O				
	AN2	AN	_	A/D Channel 2 input				
	TOCKI	ST	_	Timer0 clock input				
	INT	ST	_	External interrupt				
GPA3/AN3	GPA3	TTL	CMOS	General-purpose I/O				
	AN3	AN	_	A/D Channel 3 input				
GPA5/MCLR	GPA5	TTL	—	General-purpose input only				
	MCLR	ST	_	Master Clear with internal pull-up				
GPA6/CCD/ICSPDAT	GPA6	ST	CMOS	General-purpose I/O				
	ICSPDAT	ST	CMOS	Serial Programming Data I/O				
	CCD	ST	CMOS	Single Compare output. Dual Capture input				
GPA7/SCL/ICSPCLK	GPA7	ST	OD	General-purpose open drain I/O				
	SCL	I <sup>2</sup> C™	OD	I <sup>2</sup> C clock				
	ICSPCLK	ST	_	Serial Programming Clock				
GPB0/SDA	GPB0	TTL	OD	General-purpose I/O				
	SDA	l <sup>2</sup> C™	OD	I <sup>2</sup> C data input/output				
GPB1/AN4/VREF2	GPB1	TTL	CMOS	General-purpose I/O				
	AN4	AN	—	A/D Channel 4 input				
	VREF2	—	AN	VREF2 DAC Output <sup>(3)</sup>				
GPB4/AN5/ICSPDAT	GPB4	TTL	CMOS	General-purpose I/O				
(MCP19115 Only)	AN5	AN	_	A/D Channel 5 input				
	ICSPDAT	ST	CMOS	Primary Serial Programming Data I/O				
GPB5/AN6/ICSPCLK	GPB5	TTL	CMOS	General-purpose I/O				
(MCP19115 Only)	AN6	AN		A/D Channel 6 input				
	ISCPCLK	ST		Primary Serial Programming Clock				

TABLE 2-1: MCP19114/5 PINOUT DESCRIPTION

Legend:AN= Analog input or output CMOS= CMOS compatible input or outputOD = Open DrainTTL= TTL compatible inputST= Schmitt Trigger input with CMOS levels $I^2C$ = Schmitt Trigger input with  $I^2C$ 

**Note 1:** The Analog/Digital Debug Output is selected through the control of the ABECON register.

2: Selected when functioning as master or slave by proper configuration of the MSC<1:0> bits in the MODECON register.

**3:** VREF2 output selected when configured as master by proper configuration of the MSC<1:0> bits in the MODECON register.

Name	Function	Input Type	Output Type	Description			
GPB6/AN7	GPB6	TTL	CMOS	General-purpose I/O			
(MCP19115 Only)	AN7	AN	_	A/D Channel 7 input			
GPB7/CCD	GPB7	TTL	CMOS	General-purpose I/O			
( <b>MCP19115</b> Only)	CCD	ST	CMOS	Single Compare output. Dual Capture input.			
V <sub>IN</sub>	V <sub>IN</sub>	—		Device input supply voltage			
V <sub>DD</sub>	V <sub>DD</sub>			Internal +5V LDO output pin			
V <sub>DR</sub>	V <sub>DR</sub>	—		Gate drive supply voltage			
A <sub>GND</sub>	A <sub>GND</sub>			Small signal quiet ground			
P <sub>GND</sub>	P <sub>GND</sub>			Large signal power ground			
PDRV	PDRV		_	Primary Low-Side MOSFET gate drive			
SDRV	SDRV			Secondary Low-Side MOSFET gate drive			
I <sub>P</sub>	l <sub>P</sub>			Primary input current sense			
I <sub>SN</sub>	I <sub>SN</sub>		_	Secondary current sense amplifier negative input			
I <sub>SP</sub>	I <sub>SP</sub>		_	Secondary current sense amplifier positive input			
V <sub>S</sub>	Vs			Sense voltage compared to overvoltage DAC			
I <sub>FB</sub>	I <sub>FB</sub>		_	Error amplifier feedback input			
I <sub>COMP</sub>	I <sub>COMP</sub>	—	_	Error amplifier output			
DESAT <sub>P</sub> /I <sub>SOUT</sub>	DESAT <sub>P</sub> /I <sub>SOUT</sub>	—	—	DESAT <sub>P</sub> : DESAT detect comparator positive input I <sub>SOUT</sub> : Secondary current sense amplifier output			
DESAT <sub>N</sub>	DESAT <sub>N</sub>	—	—	DESAT <sub>N</sub> : DESAT detect comparator negative input			

Legend:AN= Analog input or output CMOS= CMOS compatible input or outputOD = Open DrainTTL= TTL compatible inputST= Schmitt Trigger input with CMOS levels $I^2C$ = Schmitt Trigger input with I<sup>2</sup>C

**Note 1:** The Analog/Digital Debug Output is selected through the control of the ABECON register.

2: Selected when functioning as master or slave by proper configuration of the MSC<1:0> bits in the MODECON register.

**3:** VREF2 output selected when configured as master by proper configuration of the MSC<1:0> bits in the MODECON register.

### 2.1 Detailed Pin Functional Description

### 2.1.1 GPA0 PIN

GPA0 is a general-purpose TTL input or CMOS output pin whose data direction is controlled in TRISGPA. An internal weak pull-up and interrupt-on-change are also available.

AN0 is an input to the A/D. To configure this pin to be read by the A/D on channel 0, bits TRISA0 and ANSA0 must be set.

The ABECON register can be configured to set this pin to the TEST\_OUT function. It is a buffered output of the internal an alog or digital signal multiplexers. An alog signals pre sent on this pin are controlled by th e ADCON0 register. Digital signals pre sent on this pin are controlled by the ABECON register.

### 2.1.2 GPA1 PIN

GPA1 is a general-purpose TTL input or CMOS output pin whose data direction is controlled in TRISGPA. An internal weak pull-up and interrupt-on-change are also available.

AN1 is an input to the A/D. To configure this pin to be read by the A/D on channel 1, bits TRISA1 and ANSA1 must be set.

When the MCP19114/5 are configured as a MASTER or SLAVE, this pin is configured to be the switching frequency synchronization input or output (CLKPIN).

### 2.1.3 GPA2 PIN

GPA2 is a general-purpose ST input or CMOS output pin whose data direction is controlled in TRISGPA. An internal weak pull-up and interrupt-on-change are also available.

AN2 is an input to the A/D. To configure this pin to be read by the A/D on channel 2, bits TRISA2 and ANSA2 must be set.

When bit T0CS is set in the OPTION\_REG register, the T0CKI function is enabled. Refer to Section 22.0 "Timer0 Module" for more information.

GPA2 can also be configured as an external interrupt by se tting the INTE bit . Refer to Section 14.2 "GPA2/INT Interrupt" for more information.

### 2.1.4 GPA3 PIN

GPA3 is a general-purpose TTL input or CMOS output pin whose data direction is controlled in TRISGPA. An internal weak pull-up and interrupt-on-change are also available.

AN3 is an input to the A/D. To configure this pin to be read by the A/D on channel 3, bits TRISA3 and ANSA3 must be set.

### 2.1.5 GPA5 PIN

GPA5 is a g eneral-purpose TT L in put onl y p in. An internal weak pull-up and interrupt-on-change are also available.

For programming purposes, this pin is to be connected to the MCLR p in of the serial programmer. Refer to Section 30.0 "In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)" for more information.

This pin is MCLR when the MCLRE bit is set in the CONFIG register.

### 2.1.6 GPA6 PIN

GPA6 is a general-purpose CMOS output ST input pin whose data direction is controlled in TRISGPA.

ICSPDAT is a serial programming data I/O function. This can be used in conjunction with ICSPCLK to serial program the device.

GPA6 is part of the CCD Module. For more information, refer to Section 26.0 "Dual Capture/Compare (CCD) Module".

### 2.1.7 GPA7 PIN

GPA7 is a true open drain general-purpose pin whose data direction is controlled in TR ISGPA. There is no internal connection between this pin and device  $V_{DD}$ . This pin d oes n ot have a w eak pull-up, b ut interrupt-on-change is available.

This pin is the primary ICSPCLK input. For MCP19115, this pin is AL T1\_ICSPCLK. This c an be used in conjunction with ICSPDAT to se rial program the device.

When the M CP19114/5 is configured for I  $^{2}$ C communication, Section 28.2 "I<sup>2</sup>C Mode Overview", GPA7 functions as the I<sup>2</sup>C clock (SCL). This pin must be configured as an input to allow proper operation.

### 2.1.8 GPB0 PIN

GPB0 is a true open drain general-purpose pin whose data direction is controlled in TRISGPB. There is no internal connection between this pin and device  $V_{DD}$ . This pin do es not hav e a w eak pull-up, but interrupt-on-change is available. Wh en th e MCP19114/5 are configured f or  $I^2C$  communication, **Section 28.2** " $I^2C$  **Mode Overview**", GPB0 functions as the  $I^2C$  clock (SDA). This pin must be configured as an input to allow proper operation.

### 2.1.9 GPB1 PIN

GPB1 is a general-purpose TTL input or CMOS output pin whose data direction is controlled in TRISGPB. An internal weak pull-up and interrupt-on-change are also available.

AN4 is an input to the A/D. To configure this pin to be read by the A/D on channel 4, bits TRISB1 and ANSB1 must be set.

When the MCP19114/5 are configured as a MASTER, this pin is configured to be the  $V_{REF2}$  DAC output.

### 2.1.10 GPB4 PIN (MCP19115 ONLY)

GPB4 is a general-purpose TTL input or CMOS output pin whose data direction is controlled in TRISGPB. An internal weak pull-up and interrupt-on-change are also available.

AN5 is an input to the A/D. To configure this pin to be read by the A/D on channel 5, bits TRISB4 and ANSB4 must be set.

ICSPDAT is the primary serial programming data I/O function. This is used in conjunction with ICSPCLK to serial program the device.

### 2.1.11 GPB5 PIN (MCP19115 ONLY)

GPB5 is a general-purpose TTL input or CMOS output pin whose data direction is controlled in TRISGPB. An internal weak pull-up and interrupt-on-change are also available.

AN6 is an input to the A/D. To configure this pin to be read by the A/D on channel 6, bits TRISB5 and ANSB5 must be set.

ICSPCLK is the pri mary serial pro gramming cl ock function. This is used in conjunction with ICSPDAT to serial program the device.

### 2.1.12 GPB6 PIN (MCP19115 ONLY)

GPB6 is a general-purpose TTL input or CMOS output pin whose data direction is controlled in TRISGPB. An internal weak pull-up and interrupt-on-change are also available.

AN7 is an input to the A/D. To configure this pin to be read by the A/D on channel 7, bits TRISB6 and ANSB6 must be set.

### 2.1.13 GPB7 PIN (MCP19115 ONLY)

GPB7 is a general-purpose TTL input or CMOS output pin whose data direction is controlled in TRISGPB. An internal weak pull-up and interrupt-on-change are also available.

GPB7 is part of the CCD Module. For more information, refer to Section 26.0 "Dual Capture/Compare (CCD) Module".

### 2.1.14 DESAT<sub>N</sub> PIN

Internal comparator inverting input. U sed during quasi-resonant operation for desaturation detection.

### 2.1.15 DESAT<sub>P</sub>/I<sub>SOUT</sub> PIN

When using the internal comparator for d esaturation detection duri ng qu asi-resonant op eration, this pin connects to the comparator's non-inverting input. The output of the remote sense current sense amplifier gets configured to utilize the  $5 \text{ k}\Omega$  internal feedback resistor. When not ut ilizing the internal c omparator a nd no t configured to use the  $5 \text{ k}\Omega$  internal feedback resistor, the current sense amplifier gets connected to this pin and is I<sub>SOUT</sub>.

### 2.1.16 I<sub>SP</sub> PIN

The n on-inverting input t o i nternal cu rrent se nse amplifier, typically used to differentially remote sense secondary current. This pin can be internally pulled-up to  $V_{DD}$  by setting the <ISPUEN> bit in the PE1 register.

### 2.1.17 I<sub>SN</sub> PIN

The inverting input to internal current sense amplifier, typically used to differentially remote sense secondary current.

### 2.1.18 I<sub>P</sub> PIN

Primary input current sense for current mode control and peak current limit. For voltage mode control, this pin can be connected to an artificial ramp.

### 2.1.19 A<sub>GND</sub> PIN

 $A_{GND}$  is the small signal ground connection pin. This pin should be connected to the exposed pad on the bottom of the package.

### 2.1.20 P<sub>GND</sub> PIN

Connect all large signal level ground returns to  $P_{GND}$ . These large-signal level ground traces should have a small loop area and minimal length to prevent coupling of switching noise to sensitive traces.

### 2.1.21 SDRV PIN

The ga te of the lo w-side s econdary MOSFET i s connected to SDRV. The PCB trace connecting SDRV to the gate must be of minimal length and appropriate width to handle the h igh peak drive current and fast voltage transitions.

### 2.1.22 PDRV PIN

The g ate of th e I ow-side pri mary M OSFET i s connected to PD RV. The PC B tracing connecting PDRV to th e g ate must b e o f mi nimal le ngth an d appropriate width to han dle th e h igh-peak d rive currents and fast voltage transitions.

### 2.1.23 V<sub>DR</sub> PIN

The supply for the low-side drivers is connected to this pin and has an absolute maximum rating of +13.5V. This pin can be connected by an RC filter to the  $V_{DD}$  pin.

### 2.1.24 V<sub>DD</sub> PIN

The output of the internal +5.0V regulator is connected to this pin. It is recommended that a 1.0  $\mu$ F by pass capacitor be connected between this pin and the GND pin of the device. The by pass capacitor sh ould be physically placed close to the device.

### 2.1.25 V<sub>IN</sub> PIN

Input p ower connection pin of the device. I t is recommended that capacitance be placed between this pin and the GND pin of the device.

### 2.1.26 V<sub>S</sub> PIN

Analog input connected to the non-inverting input of the overvoltage com parator. T ypically us ed as output voltage overvoltage protection. The inverting input of the overvoltage comparator is controlled by the OV REF DAC.

### 2.1.27 I<sub>FB</sub> PIN

Error amplifier inverting feedback connection.

### 2.1.28 I<sub>COMP</sub> PIN

Error amplifier output signal.

### 2.1.29 EXPOSED PAD (EP)

It is recommended to connect the exposed p ad to  $A_{\mbox{\scriptsize GND}}.$ 

NOTES:

### 3.0 FUNCTIONAL DESCRIPTION

### 3.1 Linear Regulators

The operating input v oltage for the MCP19114/5 ranges from 4.5V to 42 V. There are two internal Low Dropout (LDO) voltage regulators. A 5V LDO is used to power the internal processor and provide a 5V output for ex ternal us age. A s econd LDO ( $V_{AVDD}$ ) is a 4V regulator and is used to p ower the remaining analog internal ci rcuitry. U sing a n L DO t o po wer th e MCP19114/5, the i nput voltage is monitored using a resistor di vider. The MCP19114/5 al so in corporate brown-out prot ection. R efer to Section 13.3 "Brown-out Reset (BOR)" for de tails. The PIC core will reset at 2.0V V<sub>DD</sub>.

### 3.2 Output Drive Circuitry

The MCP19114/5 integrate two low-side drivers used to d rive the e xternal I ow-side N -Channel power MOSFETs f or s ynchronous ap plications, s uch a s synchronous flyback and synchronous Cuk converters. Both con verter typ es can be co nfigured for non-synchronous control by replacing the synchronous FET with a diode. The fl yback is also capable of quasi-resonant operation. The MCP19114/5 can also be configured as a Boost or SEPIC switch-mode power supply (SM PS). In Boo st mode, non-synchronous fixed-frequency or non -synchronous gua si-resonant control can be utilized. This device can also be used as a SEPIC SMPS in fi xed-frequency non-synchronous mode. The low-side drive is capable of switching the MOSFET a th igh fre quency i nt ypical SM PS applications. The gate drive  $(V_{DR})$  can be supplied from 5V to 10V. The drive strength is capable of up to 1A sink/source with 10V gate dr ive an d d own t o 0.5A sink/source with 5V gate drive. A programmable delay is used to set the gate turn-on dead time. This prevents overlap and shoot-through currents that can decrease the converter efficiency. Each driver shall have its own EN input controlled by the microcontroller core.

### 3.3 Current Sense

The out put current is differentially se nsed by the MCP19114/5. In low -current applications, t his he lps maintain h igh system efficiency by minimizing power dissipation i n cu rrent se nse res istors. D ifferential current s ensing a lso minimizes external g round s hift errors. The internal differential amplifier has a precision gain of 10V/V.

### 3.4 Peak Current Mode

The M CP19114/5 is a peak current mode controlled device with the current sensing element in series with the prim ary si de M OSFET. Prog rammable Lea ding Edge Bl anking c an b e i mplemented to bl ank current spikes res ulting from tu rn on . The b lank tim e i s controlled from the ICLEBCON register.

Primary Input Current Offset Adjust is also available via user programmability, thus limiting peak primary input current. Th is of fset adj ustment i s c ontrolled b y th e ICOACON register.

### 3.5 Magnetic Desaturation Detection

An internal comparator module is used to detect power train magnetic de saturation for q uasi-resonant applications. The comparator output is used as a signal to syn chronize the start of the next switching cycle. This ope ration d iffers from the trad itional fixed-frequency app lication. The D ESAT co mparator output can be en abled and routed in to the PWM circuitry or d isabled for fix ed-frequency applications. During Qu asi-Resonant (QR) o peration, the D ESAT comparator output is enabled and combined with a pair of one -shot ti mers a nd a flip-flop to s ustain PWM operation. Timer2 (TMR2) must be initialized and set to run a t a frequency lo wer th an the mi nimum Q R operating frequency. When the CDSWDE bit is set in the DESATCON register, TMR2 serves as a watchdog.

An example of the order of events for a Flyback SMPS in synchronous QR operation is as follows:

The primary gate drive (PDRV) goes high. The output of the DESAT comparator is high. The primary current increases until Ip reaches the level of the E rror Amp and causes PWM comparator output to go I ow. The PDRV goes low and the secondary gate drive (SDRV) goes high (after programmed dead time). This triggers the first one-shot to send a 200 ns pulse that resets the flip-flop and TM R2 (WDM RESET). The 20 0 ns one-shot pulse design is implemented to mask out any spurious transitions at the DESAT comparator output caused by switching noise. The SDRV stays high until the secondary winding completely runs out of energy, at which time the output capacitance begins to source current bac k th rough the winding an d sec ondary MOSFET. The DESAT comparator detects this and its output goes low. This sets the flip-flop and triggers the second one-shot to send a 33 ns pulse to the control logic, causing the SDRV to go low and the PDRV to go high (after programmed dead time). The cy cle the n repeats. If, for any reason, the reset one-shot does not fire, the WDM RESET signal stays low and TMR2 is allowed to run until the PWM signal kicks off a new cycle.

The desaturation comparator module is controlled by the DESATCON register.

### 3.6 Start-up

To c ontrol th e ou tput cur rent d uring s tart-up, th e MCP19114/5 h ave t he c apability t o mo notonically increase system current, at the user's discretion. This is a ccomplished through the c ontrol of the reference voltage DAC ( $V_{REF}$ ). The entire start-up profile is under user control via software.

### 3.7 Driver Control Circuitry

The internal driver control circuitry of the MCP19114/5 is comprised of an error amplifier (EA), a high-speed comparator and a latch similar to the MCP1631.

The error amplifier generates the control voltage used by the high-speed PWM comparator. There is a n internally gen erated reference v oltage, V REF. The difference or error be tween th is in ternal reference voltage and the actual feedback voltage is the control voltage. Som e a pplications w ill im plement p arked times where the ga te dr ives ar e not ac tive. For example, when ch anging be tween LED s trings an d after v oltage repo sitioning, the us er can dis able the gate drives and p ark the error am plifier o utput I ow. During the time when the EA is parked, its output will be clamped low (1 \* BG) such that it is in a known state when re activated. Be fore the out put s witches a re re-enabled, it may be necessary to re-enable the EA some time prior to en abling the output drivers. This prior-EA enable time will allow the EA to slew towards the intended target and prevent the secondary switch from tu rning on for an e xtensive peri od o f time, unintentionally discharging the output capacitance and tput vo Itage do wn. Ext ernal pulling the ou compensation is used to stabilize the control system.

Since the M CP19114/5 a re pea k cu rrent mode controlled, the comparator compares the primary peak current waveform (I<sub>P</sub>) that is based upon the current flowing in the primary side with the error amplifier control out put vo Itage. Thi s error am plifier control output vo Itage a Iso has us er-programmable s lope compensation su btracted from it. In fi xed-frequency applications, the slope compensation signal is generated to be greater than 1/2 the down slope of the inductor curr ent w aveform and is controlled by the SLPCRCON reg ister. Of fset ad just a bility is als o available to set the pe ak current limit of the primary switch for o vercurrent pr otection. The ran ge of the slope compensation ra mp i s specified. W hen th e current sense signal reaches the level of the control voltage minus slope compensation, the on c ycle is terminated and the external switch is latched off until the beginning of the next cycle which begins at the next clock cycle.

To improve current regulation at low levels, a pedestal voltage (VZC) set to the BG (1.23V) is implemented. This virtual ground serves as the reference for the error amplifier (A1), sl ope compensation, c urrent s ense amplifier (A2) and the  $I_P$  offset adjustment.

An S-R latch (Set-Rest-Flip-Flop) is used to prevent the PWM circuitry from turning the external switch on until the beginning of the next clock cycle.

### 3.8 Fixed PWM Frequency

The switching frequency of the MCP19114/5 while not controlled b yt he D ESAT c omparator o utput i s generated by using a single edge of the 8 MHz internal clock. T he u ser set the MCP19114/5 switching frequency by configuring the PR 2 reg ister. The maximum allowable PDRV duty cycle is adjustable and is c ontrolled b yt he PW MRL register. The programmable range of the switching frequency will be 31.25 kHz to 2 MHz. The available switching frequency below 2 MHz is defined as  $F_{SW} = 8$  MHz/N, where N is a whole nu mber be tween  $4 \le N \le 256$ . R efer to Section 25.0 "Enhanced PWM Module" for details.

### 3.9 V<sub>REF</sub>

This reference is used to generate the v oltage connected to the n on-inverting input of the error amplifier. The entire analog control loop is raised to a virtual ground pedestal equal to the Band Gap voltage (1.23V).

### 3.10 OV REF

This reference is used to set the output overvoltage set point. It is compared to the  $V_S$  in put pin, which is typically proportional to the output voltage based on a resistor divider. OV protection, when enabled, can be set to a value for the protection of system circuitry or it can be used to "rip ple" regulate the converter output voltage for repositioning purposes. For details, refer to Register 6-4.

### 3.11 Independent Gate Drive with Programmable Delay

Two independent low-side gate drives are integrated for synchronous applications. Programmable delay has been implemented to improve efficiency and prevent shoot-through c urrents. Eac h gate drive has a n independent e nable in put c ontrolled by the PE1 register and programmable dead time controlled by the DEADCON register.

### 3.12 Temperature Management

### 3.12.1 THERMAL SHUTDOWN

To prot ect the MC P19114/5 from ov ertemperature conditions, a 150 °C jun ction tem perature the rmal shutdown has been implemented. When the junction temperature reaches this limit, the device disables the output drivers. I n Shu tdown mo de, bot h PD RV and SDRV outputs are disabled and the overtemperature flag (OTIF) is s et in the PI R2 re gister. When the junction temperature is reduced by 20°C to 130°C, the MCP19114/5 c an re sume n ormal ou tput dr ive switching.

### 3.12.2 TEMPERATURE REPORTING

The MCP19114/5 have a second on-chip temperature monitoring circuit that can be read by the ADC through the analog test MUX. Refer to **Section 20.0 "Internal Temperature In dicator M odule"** for d etails on this internal temperature monitoring circuit.

#### **ELECTRICAL CHARACTERISTICS** 4.0

#### 4.1 **ABSOLUTE MAXIMUM RATINGS †**

V <sub>IN</sub> -V <sub>GND</sub> (operating) V <sub>IN</sub> (transient < 500 ms)	-0.3V to +44V
V <sub>IN</sub> (transient < 500 ms)	+48V
PDRV	(GND - 0.3V) to (V <sub>DR</sub> +0 .3V)
SDRV	
V <sub>DD</sub> Internally Generated	
V <sub>DR</sub> Externally Generated	+13.5V
Voltage on MCLR with respect to GND	-0.3V to +13.5V
Maximum voltage: any other pin	+(V <sub>GND</sub> - 0.3V) to (V <sub>DD</sub> + 0.3V)
Maximum output current sunk by any single I/O pin	25 mA
Maximum output current sourced by any single I/O pin	25 mA
Maximum current sunk by all GPIO	90 mA
Maximum current sourced by all GPIO	35 mA
Storage Temperature	65°C to +150°C
Maximum Junction Temperature	+150°C
Operating Junction Temperature	
ESD protection on all pins (HBM)	
ESD protection on all pins (MM)	200V

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### 4.2 **Electrical Characteristics**

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Input						
Input Voltage	V <sub>IN</sub>	4.5		42	V	
Input Quiescent Current	۱ <sub>Q</sub>	—5		10	mA	Not Switching, +V <sub>SEN</sub> =5 V
Shutdown Current	I <sub>SHDN</sub>	—3	0	150	μA	V <sub>IN</sub> = 12V Note 1
Linear Regulator V <sub>D</sub>	D					
Internal Circuitry Bias Voltage	V <sub>DD</sub>	4.75	5.0	5.5	VV	<sub>IN</sub> = 6.0V to 42V
Maximum External V <sub>DD</sub> Output Current	I <sub>DD_OUT</sub>	35			mA	V <sub>IN</sub> = 6.0V to 42V, Note 3
Line Regulation	ΔV <sub>DD-OUT</sub> / (V <sub>DD-OUT</sub> * ΔV <sub>IN</sub> )	-0.1	0.002	0.1	%/V	$(V_{DD} + 1 .0V) \le V_{IN} \le 20V$ Note 3
Load Regulation	ΔV <sub>DD-OUT</sub> / V <sub>DD-OUT</sub>	-0.65	0.1	+0.65	%I	DD_OUT = 1 mA to 20 mA Note 3
Output Short Circuit Current	I <sub>DD_SC</sub>	—5	0		mA	V <sub>IN</sub> =( V <sub>DD</sub> +1 .0V) Note 3

- 2: Ensured by design, not production tested.
- **3:** V<sub>DD</sub> is the voltage present at the V<sub>DD</sub> pin.
- 4: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value measured at a 1V differential between  $V_{IN}$  and  $V_{DD}$ .
- 5: The V<sub>DD</sub> LDO will limit the total source current to a maximum of 35 mA. Individually each pin can source a maximum of 15 mA.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Dropout Voltage	V <sub>IN</sub> - V <sub>DD</sub>	_	0.3	0.5	V	I <sub>DD_OUT</sub> = 20 mA, Note 3, Note 4
Power Supply Rejection Ratio	PSRR <sub>LDO</sub>		60		dB	$\label{eq:states} \begin{array}{l} f \leq 1000 \text{ Hz}, \\ I_{DD\_OUT} = 25 \text{ mA} \\ C_{IN} = 0 \ \mu\text{F}, \ C_{DD} = 1 \ \mu\text{F} \end{array}$
Linear Regulator V <sub>AV</sub>	/DD					
Internal Analog Supply Voltage	V <sub>AVDD</sub>	—4	.0	—	V	
Band Gap Voltage	BG		1.23		V	Trimmed at 1.0% tolerance
Band Gap Tderance	BG <sub>TOL</sub>	-2.5	—	+2.5	%	
Input UVLO Voltage						
UVLO Range	UVLO <sub>ON</sub>	4.0	_	20	VV	<sub>IN</sub> Falling
UVLO <sub>ON</sub> Trip Tderance	UVLO <sub>TOL</sub>	-14	-	14	%V	<sub>IN</sub> Falling UVLO trip set to 9V VINUVLO = 0x21h
UVLO Hysteresis	UVLO <sub>HYS</sub>		4	_	%	Hysteresis is based upon the UVLO <sub>ON</sub> setting UVLO trip set to 9V VINUVLO = 0x21h
Resolution	nbits	_	6	_	Bits	Logarithmic Steps
UVLO Comparator						
Input-to-Output Delay	TD	—	5	_	μs	100 ns rise time to 1V overdrive on V <sub>IN</sub> V <sub>IN</sub> > UVLO to flag set
Input OVLO Voltage						
OVLO Range	OVLO <sub>ON</sub>	8.8	_	44	VV	IN Rising
OVLO <sub>ON</sub> Trip Tderance	OVLO <sub>TOL</sub>	-14	_	14	%V	<sub>IN</sub> Rising OVLO trip set to 18V VINOVLO = 0x1Fh
OVLO Hysteresis	OVLO <sub>HYS</sub>	—	5		%	Hysteresis is based upon the OVLO <sub>ON</sub> setting OVLO trip set to 18V VINOVLO = 0x1Fh
Resolution	nbits	_	6		Bits	Logarithmic Steps
OVLO Comparator						
Input-to-Output Delay	TD	_	5	_	μs	100 ns rise time to 1V overdrive on V <sub>IN</sub> V <sub>IN</sub> > OVLO to flag set

Note 1: Refer to Section 15.0 "Power-Down Mode (Sleep)".

- **2:** Ensured by design, not production tested.
- **3:**  $V_{DD}$  is the voltage present at the  $V_{DD}$  pin.

**4:** Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value measured at a 1V differential between V<sub>IN</sub> and V<sub>DD</sub>.

The V<sub>DD</sub> LDO will limit the total source current to a maximum of 35 mA. Individually each pin can source a maximum of 15 mA.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Output OV DAC				•	•	
Resolution	nbits	_	8		Bits	Linear DAC
Full Scale Range	FSR	0	_	2 * BG	V	
Tolerance	OVREF <sub>TOL</sub>	-10	_	+10	%	Full Scale, Code = 0xFF
Output OV Compara	tor	L	4		1	
OV Hysteresis	OV <sub>HYS</sub>	—5	0		mV	
Input Bias Current	I <sub>BIAS</sub>	—±	1		μA	
Common-Mode Input Voltage Range	V <sub>CMR</sub>	0—		3.0	V	Note 2
Input-to-Output Delay	TD	_	200	—	ns	Note 2 100 ns rise time to 1V overdrive on $V_S$ $V_S > OV$ to flag set
Voltage Reference D	AC (V <sub>REF</sub> )					
Resolution	nbits		8		V/V	Linear DAC
Full Scale Range	FSR	BG	_	2 * BG	V	Pedestal set to BG
Voltage Reference D	AC (V <sub>REF2</sub> )					
Resolution	nbits		8		Bits	Linear DAC
Full Scale Range	FSR	0	_	BG	V	
Sink Current	I <sub>SINK</sub>	-3			mA	$V_{REF2} = 0 V$ , R <sub>L</sub> = 3 00 $\Omega$ to BG
Source Current	ISOURCE	3			mA	$V_{REF2}$ =B G, R <sub>L</sub> =3 00 $\Omega$ to GND
Tderance	VREF2 <sub>TOL</sub>	-10	—	+10	%	Full Scale, Code = 0xFF
Current Sense Ampl	ifier (A2)					
Amplifier PSRR	PSRR	—	65	_	dB	V <sub>CM</sub> =2 * BG
Closed Loop Voltage Gain	A2 <sub>VCL</sub>	—1	0	_	V/V	$R_L$ =5 kΩ to 2.048V, 100 mV < A2 < V <sub>AVDD</sub> – 100 mV, V <sub>CM</sub> =B G
Low-Level Output	V <sub>OL</sub>	—5	00	_	mV	$R_L = 5 k\Omega$ to 2.048V
Gain Bandwidth Product	GBWP	_	10	—	MHz	V <sub>AVDD</sub> =4 V
Input Impedance	R <sub>IN</sub>	—1	0	—	kΩ	
Sink Current	I <sub>SINK</sub>	-3			mA	I <sub>SP</sub> =I <sub>SN</sub> =G ND R <sub>L</sub> =3 00Ω to 2 * BG
Source Current	ISOURCE	3			mA	$I_{SP} = I_{SN} = G ND$ R <sub>L</sub> = 3 00 $\Omega$ to GND

- 2: Ensured by design, not production tested.
- **3:**  $V_{DD}$  is the voltage present at the  $V_{DD}$  pin.
- **4:** Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value measured at a 1V differential between V<sub>IN</sub> and V<sub>DD</sub>.
- **5:** The V<sub>DD</sub> LDO will limit the total source current to a maximum of 35 mA. Individually each pin can source a maximum of 15 mA.

Electrical Specificat apply over the T <sub>A</sub> range	ions: Unless other ge of -40°C to +12	rwise noted, V <sub>I</sub> 5°C	<sub>N</sub> = 12V, F <sub>S</sub>	<sub>W</sub> =1 50 kH:	z, T <sub>A</sub> =+ 2	25°C, <b>Boldface</b> specifications
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Common Mode Range	V <sub>CMR</sub>	GND – 0.3	-	V <sub>BG</sub> + 0.3	V	Note 2
Common Mode Rejection Ratio	CMRR		70	_	dB	
Internal Feedback Resistor	R <sub>FB_INT</sub>	—5			kΩ	
Internal Feedback Resistor Tol	R <sub>FB_INT_TOL</sub>	—2		—	%	Trimmed
Pedestal Voltage						
Pedestal Voltage Level	VZC	—	BG		V	
Error Amplifier (EA)						
Input Offset Voltage	V <sub>OS</sub>	—2		—	mV	
Common Mode Rejection Ratio	CMRR		65		dB	V <sub>CM</sub> = 0V to BG
Open-Loop Voltage Gain	A <sub>VOL</sub>	—7	0	—	dB	Note 2
Low-level Clamp value	V <sub>OL</sub>	BG - 0.35	BG - 0.22	BG - 0.1	VR	$_{\rm L}$ =5 k $\Omega$ to 2.048V
Gain Bandwidth Product	GBWP	—	3.5	_	MHz	
Error Amplifier Sink Current	I <sub>SINK</sub>	-3			mA	$V_{REF}$ =B G, I <sub>FB</sub> =I <sub>COMP</sub> R <sub>L</sub> =1 50Ω to 1.5 * BG
Error Amplifier Source Current	ISOURCE	3			mA	$V_{REF}$ =2 * BG, $I_{FB}$ =I $_{COMP}$ R <sub>L</sub> =1 50 $\Omega$ to 1.5 * BG
Maximum Error Amplifier Output High-Level Clamp	V <sub>EA_MAX</sub>	_	2 * BG	_	V	EA Output clamped to 2* BG Voltage
Peak Current Sense	Input					
Maximum Primary Current Sense Signal Voltage	V <sub>IP_MAX</sub>	—В	G	1.5	V	Note 2
PWM Comparator						
Input-to-Output Delay	TD		20	—	ns	Note 2

- **2:** Ensured by design, not production tested.
- **3:**  $V_{DD}$  is the voltage present at the  $V_{DD}$  pin.
- **4:** Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value measured at a 1V differential between V<sub>IN</sub> and V<sub>DD</sub>.
- 5: The V<sub>DD</sub> LDO will limit the total source current to a maximum of 35 mA. Individually each pin can source a maximum of 15 mA.

<b>Electrical Specificat</b> apply over the T <sub>A</sub> ran	tions: Unless othern nge of -40°C to +125	wise noted, V <sub>IN</sub> 5°C	<sub>l</sub> = 12V, F <sub>S</sub>	<sub>W</sub> =1 50 k⊢	lz, T <sub>A</sub> =+ 2	25°C, <b>Boldface</b> specifications
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Peak Current Leadi	ng Edge Blanking				•	·
Resolution	LEB	—	2	_	Bits	
Blanking Time Adjustable Range	LEB <sub>RANGE</sub>	0	_	256	ns	4-Step Programmable Range (0, 50,100, and 200 ns) Note 2
Offset Adjustment (	(I <sub>P</sub> Sense)					
Resolution	OS <sub>ADJ</sub>	—4			Bits	
Offset Adjustment Range	OS <sub>ADJ_RANGE</sub>	0—		750	mV	
Offset Adjustment Step Size	OS <sub>ADJ_STEP</sub>	—	50	_	mV	Linear Steps
Adjustable Slope Co	ompensation					
Resolution	SC <sub>RES</sub>		6	—	Bits	Log Steps
Slope	m	4.1	—	432.5	mV/µs	
Slope Step Size	SC <sub>STEP</sub>		8	—	%	Log Steps
Ramp Set Point Tolerance	m <sub>TOL</sub>	—±	1	±30	%	
<b>Desaturation Detect</b>	tion Comparator					
Input Offset Voltage	V <sub>OS</sub>		±1	—	mV	Trimmed, 5 bits adjustable
Input Bias Current	I <sub>BIAS</sub>	—	±1	—	μA	Internal Circuit Dependent
Common-Mode Input Voltage Range	V <sub>CMR</sub>	GND – 0.3V	_	2.7	V	Note 2
Input-to-Output Delay	TD	—	20	_	ns	
V <sub>DR</sub> UVLO						
V <sub>DR</sub> UVLO (2.7V V <sub>DR</sub> Falling)	V <sub>DR_UVLO_2.7_F</sub>	2.45	_	2.9	V	
V <sub>DR</sub> UVLO (2.7 V <sub>DR</sub> Rising)	V <sub>DR_UVLO_2.7_R</sub>	2.68	—	3.23	V	
V <sub>DR</sub> UVLO (2.7V) Hysteresis	V <sub>DR_UVLO 2.7</sub> Hys	190	—	415	mV	
V <sub>DR</sub> UVLO (5.4V V <sub>DR</sub> Falling)	V <sub>DR_UVLO_5.4_F</sub>	4.7	_	5.96	V	
V <sub>DR</sub> UVLO (5.4V V <sub>DR</sub> Rising)	V <sub>DR_UVLO_5.4_R</sub>	5.15		6.56	V	
V <sub>DR</sub> UVLO (5.4V) Hysteresis	V <sub>DR_UVLO 5.4</sub> Hys	380		830	mV	

- 2: Ensured by design, not production tested.
- **3:**  $V_{DD}$  is the voltage present at the  $V_{DD}$  pin.
- **4:** Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value measured at a 1V differential between V<sub>IN</sub> and V<sub>DD</sub>.
- 5: The V<sub>DD</sub> LDO will limit the total source current to a maximum of 35 mA. Individually each pin can source a maximum of 15 mA.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Output Driver (PDRV	and SDRV)					
PDRV/SDRV Gate Drive Source Resistance	R <sub>DR-SRC</sub>		_	13.5	Ω	V <sub>DR</sub> = 4.5V Note 2
PDRV/SDRV Gate Drive Sink Resistance	R <sub>DR-SINK</sub>			12	Ω	V <sub>DR</sub> =4 .5V Note 2
PDRV/SDRV Gate	I <sub>DR-SRC</sub>	—0	.5		Α	V <sub>DR</sub> =5 V
Drive Source Current		—1	.0	_		V <sub>DR</sub> =1 0V Note 2
PDRV/SDRV Gate	I <sub>DR-SINK</sub>	—0	.5	_	А	V <sub>DR</sub> =5 V
Drive Sink Current		—1	.0	—		V <sub>DR</sub> =1 0V Note 2
Dead Time Adjustme	ent	-				-
Resolution	DT <sub>RES</sub>	—4		_	Bits	
Dead Time Adjustable Range	DT <sub>RANGE</sub>	16		256	ns	
Dead Time Step Size	DT <sub>STEP</sub>	—	16	_	ns	Linear Steps
Dead Time Tderance	DT <sub>TOL</sub>	—±	8	—	ns	
Oscillator/PWM						
Internal Oscillator Frequency	F <sub>OSC</sub>	7.60	8.00	8.40	MHz	
Switching Frequency	F <sub>SW</sub>	—F	<sub>OSC</sub> /N	—	MHz	
Switching Frequency Range Select	N4		_	255	_	F <sub>MAX</sub> =2 MHz
A/D Converter (ADC)	Characteristics				T	
Resolution	N <sub>R</sub>			10	Bits	
Integral Error	E <sub>IL</sub>			±1	LSb	V <sub>REF_ADC</sub> =V <sub>AVDD</sub>
Differential Error	E <sub>DL</sub>		_	±1	LSb	No missing code in 10 bits V <sub>REF_ADC</sub> =V <sub>AVDD</sub>
Offset Error	E <sub>OFF</sub>	_	+3.0	+5.0	LSb	V <sub>REF_ADC</sub> =V <sub>AVDD</sub>
Gain Error	E <sub>GN</sub>	—±	2	±5	LSb	V <sub>REF_ADC</sub> =V <sub>AVDD</sub>
Reference Voltage	V <sub>REF_ADC</sub>	—V	AVDD	—V		
Full-Scale Range	FSR <sub>A/D</sub>	GND		V <sub>AVDD</sub>	<u> </u>	

Note 1: Refer to Section 15.0 "Power-Down Mode (Sleep)".

**2:** Ensured by design, not production tested.

**3:**  $V_{DD}$  is the voltage present at the  $V_{DD}$  pin.

**4:** Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value measured at a 1V differential between V<sub>IN</sub> and V<sub>DD</sub>.

5: The V<sub>DD</sub> LDO will limit the total source current to a maximum of 35 mA. Individually each pin can source a maximum of 15 mA.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
GPIO Pins						
Maximum GPIO Sink Current	I <sub>SINK_GPIO</sub>	_		90	mA	Note 5
Maximum GPIO Source Current	ISOURCE_GPIO			35	mA	Note 5
GPIO Weak Pull-up Current	I <sub>PULL-UP_GPIO</sub>	50	250	400	μA	
GPIO Input Low Voltage	V <sub>GPIO_IL</sub>	GND	_	0.8	V	I/O Port with TTL buffer, $V_{DD}$ =5 V
		GND	—	0.2V <sub>DD</sub>	V	I/O Port with Schmitt Trigger buffer, V <sub>DD</sub> =5 V
		GND	_	0.2V <sub>DD</sub>	VM	CLR
GPIO Input High Voltage	V <sub>GPIO_IH</sub>	2.0	_	V <sub>DD</sub>	V	I/O Port with TTL buffer, $V_{DD}$ =5V
		0.8V <sub>DD</sub>	—	V <sub>DD</sub>	V	I/O Port with Schmitt Trigger buffer, V <sub>DD</sub> =5 V
		0.8V <sub>DD</sub>	_	V <sub>DD</sub>	V	MCLR
GPIO Output Low Voltage	V <sub>GPIO_OL</sub>	—	_	0.12V <sub>DD</sub>	V	I <sub>OL</sub> = 7 mA, V <sub>DD</sub> = 5V
GPIO Output High Voltage	V <sub>GPIO_OH</sub>	V <sub>DD</sub> -0.7	—	_	V	I <sub>OH</sub> =2 .5 mA, V <sub>DD</sub> =5 V
GPIO Input Leakage Current	gpio_i <sub>il</sub>	—±	0.1	±1	μA	Negative current is defined as current sourced by the pin.
Thermal Shutdown						
Thermal Shutdown	T <sub>SHD</sub>	—1	50		°C	
Thermal Shutdown Hysteresis	T <sub>SHD_HYS</sub>	—2	0	_	°C	

Note 1: Refer to Section 15.0 "Power-Down Mode (Sleep)".

- **2:** Ensured by design, not production tested.
- **3:**  $V_{DD}$  is the voltage present at the  $V_{DD}$  pin.
- **4:** Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value measured at a 1V differential between V<sub>IN</sub> and V<sub>DD</sub>.
- 5: The V<sub>DD</sub> LDO will limit the total source current to a maximum of 35 mA. Individually each pin can source a maximum of 15 mA.

### 4.3 Thermal Specifications


Parameters	Sym.	Min.	Тур.	Max.	Units
Temperature Ranges					
Specified Temperature Range	T <sub>A</sub>	-40	_	+125	°C
Operating Junction Temperature Range	Т <sub>Ј</sub>	-40	—	+125	°C
Maximum Junction Temperature	TJ			+150	°C
Storage Temperature Range	T <sub>A</sub>	-65	—	+150	°C
Thermal Package Resistances					
Thermal Resistance, 24L-QFN 4x4	$\theta_{JA}$	4	2—		°C/W
Thermal Resistance, 28L-QFN 5x5	$\theta_{JA}$	_	35.3	_	°C/W

## 5.0 DIGITAL ELECTRICAL CHARACTERISTICS

### 5.1 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

1. TppS2pp	S	3. T <sub>CC:ST</sub> (I	<sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowercas	e letters (pp) and their meanings:		
рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	wr	WR
mc	MCLR		
	e letters and their meanings:	r	
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (high-impedance)	V	Valid
L	Low	Z	High-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
T <sub>CC:ST</sub> (I <sup>2</sup>	C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		



### 5.2 AC Characteristics: MCP19114 (Industrial, Extended)






TABLE 5-1:	EXTERNAL CLOCK TIMING REQUIREMENTS
------------	------------------------------------

Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions
	F <sub>OSC</sub>	Oscillator Frequency <sup>(1)</sup>	—8		_	MHz	
1T	OSC	Oscillator Period <sup>(1)</sup>	—	250	—	ns	
2T	CY	Instruction Cycle Time <sup>(1)</sup> —	Г	CY	×	ns	$T_{CY} = 4 * T_{OSC}$

\* These parameters are characterized but not tested.

† Data in "Typ." column is at V<sub>IN</sub> =1 2V (V<sub>DD</sub> = 5V), 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (T<sub>CY</sub>) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code.





TABLE 5-2:	I/O TIMING REQUIREMENTS
IADEL J-Z.	

Param. No.	Sym.	Characteristic		Min.	Typ.†	Max.	Units	Conditions
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		—	50	70*	ns	
18	TosH2iol	OSC1↑ (Q2 cycle) to Port invalid (I/O in hold time)	input	50	_	—	ns	
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)		20	—	_	ns	
20	TioR	Port output rise time			32	40	ns	
21	TioF	Port output fall time		_	15	30	ns	
22*	Tinp	INT pin high or low time		25	—	_	ns	
23*	T <sub>RABP</sub>	GPIO interrupt-on-change new input level time		Т <sub>СҮ</sub>			ns	


\* These parameters are characterized but not tested.

 $\dagger~$  Data in "Typ" column is at V\_{IN} =1 2V (V\_{DD} =5 V), 25°C unless otherwise stated.



### FIGURE 5-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP

#### FIGURE 5-5: **BROWN-OUT RESET TIMING AND CHARACTERISTICS**




### TABLE 5-3:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, AND POWER-UP<br/>TIMER REQUIREMENTS

Param. No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions
30	T <sub>MCL</sub>	MCLR Pulse Width (low)	2	_	_	μS	$V_{DD}$ = 5 V, -40°C to +85°C
31	T <sub>WDT</sub>	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	$V_{DD}$ = 5 V, -40°C to +85°C
32	T <sub>OST</sub>	Oscillation Start-up Timer Period	—	1024T <sub>OSC</sub>			T <sub>OSC</sub> = OSC1 period
33*	T <sub>PWRT</sub>	Power up Timer Period (4 x T <sub>WDT</sub> )	28	72	132	ms	$V_{DD}$ = 5 V, -40°C to +85°C
34	Τ <sub>ΙΟΖ</sub>	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0	μs	
	B <sub>VDD</sub>	Brown-out Reset voltage	2.0	_	2.3	V	
	B <sub>VHY</sub>	Brown-out Hysteresis	—	100		mV	
35	T <sub>BCR</sub>	Brown-out Reset pulse width	100*	_	_	μs	$V_{DD} \le B_{VDD}$ (D005)
48	TCKEZ- <sub>TMR</sub>	Delay from clock edge to timer increment	2T <sub>OSC</sub>	—7	T <sub>OSC</sub>		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at V<sub>IN</sub> = 12V (V<sub>DD</sub> = AV<sub>DD</sub> = 5V), 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 5-6: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMING




Param. No.	Sym.	Characteristic		Min.	Typ.†	Max.	Units	Conditions
40*	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5T <sub>CY</sub> +2 0	_	—	ns	
			With Prescaler	10	—	—	ns	
41*	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5T <sub>CY</sub> +2 0	_	_	ns	
			With Prescaler	10	—	—	ns	
42*	Tt0P	T0CKI Period		$\frac{\text{Greater of:}}{20 \text{ or}} \\ \frac{\text{T}_{\text{CY}} + 40}{\text{N}}$	_	_	ns	N = prescale value (2, 4,, 256)

### TABLE 5-4: TIMER0EXTERNAL CLOCK REQUIREMENTS

\* These parameters are characterized but not tested.

† Data in "Typ." column is at V<sub>IN</sub> = 12V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 5-7: PWM TIMINGS



### TABLE 5-5: PWM REQUIREMENTS

Param. No.	Sym.	Characteristic	Min.	Typ.†	Max	Units	Conditions
53*	TccR	PWM (CLKPIN) output fall time		10	25	ns	
54*	TccF	PWM (CLKPIN) output fall time	_	10	25	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at V<sub>IN</sub> =1 2V (AV<sub>DD</sub> = 4V), 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### **TABLE 5-6:** MCP19114/5 A/D CONVERTER (ADC) CHARACTERISTICS

Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions
AD01	N <sub>R</sub>	Resolution	—	_	10 bits	bit	
AD02	E <sub>IL</sub>	Integral Error	—	—	±1L	Sb	AV <sub>DD</sub> = 4 .0V
AD03	E <sub>DL</sub>	Differential Error	_	—	±1	LSb	No missing codes to 10 bits AV <sub>DD</sub> =4 .0V
AD04	E <sub>OFF</sub>	Offset Error	—	+1.5	+2.0	LSb	AV <sub>DD</sub> =4 .0V
AD07	E <sub>GN</sub>	Gain Error	—	_	±1L	Sb	AV <sub>DD</sub> =4 .0V
AD07	V <sub>AIN</sub>	Full-Scale Range	$A_{GND}$	—A	V <sub>DD</sub>	V	
AD08	Z <sub>AIN</sub>	Recommended Impedance of Analog Voltage Source			10	kΩ	

These parameters are characterized but not tested.

- † Data in 'Typ.' column is at V<sub>IN</sub> =1 2V (AV<sub>DD</sub> = 4V), 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** Total Absolute Error includes integral, differential, offset and gain errors.
  - 2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
  - 3: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

#### **TABLE 5-7:** MCP19114/5 A/D CONVERSION REQUIREMENTS


Standar	d Oper	ating Co	ating Conditions (unless otherwise stated)								
$\label{eq:constraint} Operating \ temperature \qquad -40^\circ C \leq T_A \leq +125^\circ C$											

Operating temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$									
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions		
AD130*	T <sub>AD</sub>	A/D Clock Period	1.6	_	9.0	μs	T <sub>OSC</sub> -based		
		A/D Internal RC Oscillator Period	1.6	4.0	6.0	μs	ADCS<1:0> = 11 (ADRC mode)		
AD131	T <sub>CNV</sub>	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	—1	1—		T <sub>AD</sub>	Set GO/DONE bit to new data in A/D Result registers		
AD132*	T <sub>ACQ</sub>	Acquisition Time	_	11.5	_	μs			
AD133*	T <sub>AMP</sub>	Amplifier Settling Time			5	μs			
AD134	T <sub>GO</sub>	Q4 to A/D Clock Start	_	T <sub>OSC</sub> /2	—				

These parameters are characterized but not tested. \*

† Data in 'Typ.' column is at V<sub>IN</sub> =1 2V (V<sub>DD</sub> =A V<sub>DD</sub> = 5V), 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRESH and ADRESL registers may be read on the following T<sub>CY</sub> cycle.



### 6.0 CONFIGURING THE MCP19114/5

The MCP19114/5 are analog controllers with a digital peripheral. This me ans that device configuration is handled through register set tings in stead of ad ding external components. There are several internal configurable comparator modules used to interface analog circuits to digital processing that are very similar to a standard comparator module found in many PIC processors to day (i .e. PIC16F1824/1828). The following sections detail how to set the analog control registers for all the configurable parameters.

#### 6.1 Input Undervoltage and Overvoltage Lockout (UVLO and OVLO)

VINCON is the comparator control register for both the VINUVLO and VINOVLO r egisters. I t co ntains t he enable bits, the polarity edge detection bits and th e status out put bits for bot h protection ci rcuits. The interrupt flags <UVLOIF> and <OVLOIF> in the PIR2 register are independent of the enable <UVLOEN> and <OVLOEN> b its in th e VINCON re gister. Th e <UVLOOUT> undervoltage lockout status output bit in the VINCON register indicates if an UVLO event has occurred. The <OVLOOUT> overvoltage lockout status output bit in the VINCON register indicates if an OVLO event has occurred. The VINUVLO register contains the d igital value that sets the input undervoltage lockout. UVLO has a range of 4V to 20V. When the input voltage on the V<sub>IN</sub> pin to the MCP19114/5 is below this programmed level and the <UVLOEN> bit in the VINCON register is set, both PDRV and SDRV gate drivers are disabled. This bit is automatically cle ared when the MCP19114/5 V <sub>IN</sub> voltage rises above this programmed level.

The VINOVLO register contains the digital value that sets the input overvoltage lockout. OVLO has a range of 8.8V to 44V. When the input voltage on the V<sub>IN</sub> pin to the MCP19114/5 is above this programmed level and the <OVLOEN> bit in the VINCON register is set, both PDRV and SDRV gate drivers are disabled. This bit is automatically cle ared when the MCP19114/5 V <sub>IN</sub> voltage drops below this programmed level. Refer to Figure 27-1.

Note:	The UVLOIF and OVLOIF interrupt flag
	bits are s et when a n in terrupt condition
	occurs, re gardless of the s tate o f i ts
	corresponding enable bit or the G lobal
	Enable bit (GIE) in the INTCON register.

#### REGISTER 6-1: VINCON: UVLO AND OVLO COMPARATOR CONTROL REGISTER

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0
UVLOEN	UVLOOUT	UVLOINTP	UVLOINTN	OVLOEN	OVLOOUT	OVLOINTP	OVLOINTN
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
x = Bit is unchanged	x = Bit is unknown	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	

bit 7	<ul> <li>UVLO EN: UVLO Comparator Module Logic Enable bit</li> <li>1 = UVLO Comparator Module Logic enabled</li> <li>0 = UVLO Comparator Module Logic disabled</li> </ul>
bit 6	UVLOOUT: Undervoltage Lockout Status Output 1 = UVLO event has occurred 0 = No UVLO event has occurred
bit 5	<b>UVLOINTP:</b> UVLO Comparator Interrupt on Positive Going Edge Enable bit 1 = The UVLOIF interrupt flag will be set upon a positive going edge of the UVLO 0 = No UVLOIF interrupt flag will be set upon a positive going edge of the UVLO
bit 4	<b>UVLOINTN:</b> UVLO Comparator Interrupt on Negative Going Edge Enable bit 1 = The UVLOIF interrupt flag will be set upon a negative going edge of the UVLO 0 = No UVLOIF interrupt flag will be set upon a negative going edge of the UVLO

#### REGISTER 6-1: VINCON: UVLO AND OVLO COMPARATOR CONTROL REGISTER (CONTINUED)

bit 3	<b>OVLOEN:</b> OVLO Comparator Module Logic enable bit 1 = OVLO Comparator Module Logic enabled 0 = OVLO Comparator Module Logic disabled
bit 2	OVLOOUT: Overvoltage Lockout Status Output bit
	<ul><li>1 = OVLO event has occurred</li><li>0 = No OVLO event has occurred</li></ul>
bit 1	OVLOINTP: OVLO Comparator Interrupt on Positive Going Edge Enable bit
	<ul> <li>1 = The OVLOIF interrupt flag will be set upon a positive going edge of the OVLO</li> <li>0 = No OVLOIF interrupt flag will be set upon a positive going edge of the OVLO</li> </ul>
bit 0	OVLOINTN: OVLO Comparator Interrupt on Negative Going Edge Enable bit
	<ul> <li>1 = The OVLOIF interrupt flag will be set upon a negative going edge of the OVLO</li> <li>0 = No OVLOIF interrupt flag will be set upon a negative going edge of the OVLO</li> </ul>

#### REGISTER 6-2: VINUVLO: INPUT UNDERVOLTAGE LOCKOUT REGISTER

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	UVLO5	UVLO4	UVLO3	UVLO2	UVLO1	UVLO0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

bit 7-6 Unimplemented: Read as '0'

bit 5-0 UVLO<5:0>: Undervoltage Lockout Configuration bits

UVLO(V) = 3.5472 \* (1.0285<sup>N</sup>) where N = the decimal value written to the VINUVLO Register from 0 to 63

#### REGISTER 6-3: VINOVLO: INPUT OVERVOLTAGE LOCKOUT REGISTER

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	OVLO5	OVLO4	OVLO3	OVLO2	OVLO1	OVLO0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **OVLO<5:0>:** Overvoltage Lockout Configuration bits OVLO(V) = 7.4847 \* (1.0286<sup>N</sup>) where N = the decimal value written to the VINOVLO Register from 0 to 63

#### 6.2 Output Overvoltage Protection

The MC P19114/5 f eature ou tput ov ervoltage protection. This feature al so ut ilizes a comparator module similar to the standard PIC comparator module. This is used to prevent the power system from being damaged w hen the lo ad is di sconnected. The OVREFCON register c ontains the d igital v alue th at sets the analog DAC voltage at the inverting input of the comparator. By comparing the d ivided do wn po wer train output voltage c onnected t o the non-inverting input (V<sub>S</sub>) of the comparator with the OVREF reference voltage, the user will know when an overvoltage event has occurred and can automatically take action.

The OVCON register contains the interrupt flag polarity and OV enable bits along with the output status bit just as VIN CON does f or the in put v oltage U VLO an d OVLO. When <OVEN> bit in the OVCON register is set and a n ov ervoltage oc curs, the control lo gic w ill automatically set the s econdary g ate dr ive o utput (SDRV) high and set the primary ga te dri ve output (PDRV) low.

Note: The OVIF interrupt flag bit is set when an interrupt c ondition o ccurs, rega rdless of the state of its corresponding enable bit or the Global Enable bit (GIE) in the INTCON register.

#### **REGISTER 6-4:** OVCON: OUTPUT OVERVOLTAGE COMPARATOR CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0
—	—	_	—	OVEN	OVOUT	OVINTP	OVINTN
bit 7							bit 0

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

bit 7-4	Unimplemented: Read as '0'
bit 3	OVEN: OV Comparator output enable bit
	1 = OV Comparator output is enabled
	0 = OV Comparator output is Not enabled
bit 2	OVOUT: Output Overvoltage Status Output bit
	1 = Output Overvoltage has occurred
	0 = No Output Overvoltage has occurred
bit 1	OVINTP: OV Comparator Interrupt on Positive Going Edge Enable bit
	1 = The OVIF interrupt flag will be set upon a positive going edge of the OV
	0 = No OVIF interrupt flag will be set upon a positive going edge of the OV
bit 0	OVINTN: OV Comparator Interrupt on Negative Going Edge Enable bit
	1 = The OVIF interrupt flag will be set upon a negative going edge of the OV
	0 = No OVIF interrupt flag will be set upon a negative going edge of the OV

#### REGISTER 6-5: OVREFCON: OUTPUT OVERVOLTAGE DETECT LEVEL REGISTER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| OOV7  | OOV6  | OOV5  | OOV4  | OOV3  | OOV2  | OOV1  | OOV0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend	
--------	--

Logondy

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

**OOV<7:0>:** Output Overvoltage Detect Level Configuration bits  $V_{OV REF(V)} = 2 * V_{BG} * (OOV(dec)/255)$ 

# MCP19114/5

The A/D converter Calibration Word 8 can be used to improve OVREF accuracy. An ADC measurement target (target in Example 6-1) is obtained by adding the analog mux buffer offset (BUOFFSET) to the desired OVREF voltage (OVREFTARGET) and multiplying the result by the ADC gain (GADC). OVREF is adjusted until the ADC reading equals or exceeds the target. An example of OVREF-calibration firmware is as follows:

#### EXAMPLE 6-1: EXAMPLE OVREF CORRECTION ROUTINE

```
//Assumes that calibration words ADCCAL and BUFF are read from
//program memory into variables ADCC and BUOFFSET, respectively.
extern volatile unsigned int ADRES @ 0x01C;
                                                                         // OVREF Target = 2.0 V
#define OVREFTARGET (unsigned int) 0x0800
unsigned long tmp = (unsigned long)ADCC*(OVREFTARGET+BUOFFSET);
                                                                         // ADC Reference + Buffer Offset
unsigned int target = (unsigned int)(tmp >> 15) - 3;
                                                                         // Subtract ADC typical offset error 3
unsigned int adc;
OVREFCON = 0 \times 00;
                                                                         // Clear OVREFCON
ADCON0 = 0 \times 09;
                                                                         // Enable and set channel to OVREF
do {
                                                                         // Adjust OVREFCON
       OVREFCON++;
       NOP(); NOP();
       adc = 0;
        for (unsigned char i = 4; i > 0; i--) {
            ADCON0bits.GO_nDONE = 1;
            while(ADCON0bits.GO_nDONE);
            adc += ADRES;
        }
        adc >>= 2;
} while ((adc < target) && (OVREFCON != 0xFF));</pre>
  Note 1: In this example, the LSb weight of OVREFTARGET is set to 1/(2<sup>10</sup>) volt. Users can choose their own
            resolution depending on their accuracy requirement. The digital value of 2.0 V is determined as follows:
           TRUNC(2.0 x 2<sup>10</sup>) = 2048 (0x0800 hex).
```

#### 6.3 Desaturation Detection for Quasi-Resonant Operation

The MCP19114/5 have been designed with a built-in desaturation de tection comparator module custom made for quasi-resonant topologies. This is especially useful for LED-type a pplications. Through the use of the MCP19114/5, both synchronous and asynchronous quasi-resonant top ologies c an b e im plemented. The DESAT comparator module has the same features as the UVLO/OVLO and OV comparator modules, except that it includes some ad ditional pro grammable parameters.

The DESATCON register holds the setup control bits for this module. Common control bits are the polarity edge trig ger for t he i nterrupt fla <CDSINTP><CDSINTN>, co mparator o utput po larity control <C DSPOL>. output ena ble <CDSOE> an d output st atus <CDSO UT> bit. As with the other comparator modules, the CDSIF is independent of the CDSOE enable bit. On the front end connected to the DESAT comparator non -inverting input, there is a two-channel MUX that connects either to the DESATP pin or to the fix ed internally ge nerated band gap voltage. Ad ditionally, the i nput o ffset voltage of the DESAT comparator is factory-trimmed to within ±1 mV typically. These factory-trimmed values are stored in the C ALWD2 regi ster at a ddress 20 81h. Fi rmware must re ad th ese v alues i nto th e DSTCAL register (196h). If more offset is desired, the user can adjust the values written to the DSTCAL per their implementation.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CDSMUX	CDSWDE	Reserved	CDSPOL	CDSOE	CDSOUT	CDSINTP	CDSINTN
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	

bit 7	<b>CDSMUX:</b> DESAT Comparator Module Multiplexer channel selection bit 1 = BG Selected 0 = DESAT <sub>P</sub> Selected (Default)
bit 6	<b>CDSWDE:</b> DESAT Comparator Watch Dog Enable bit 1 = Watch Dog signal enables PWM Reset 0 = Watch Dog signal does Not allow PWM reset
bit 5	RESERVED
bit 4	<b>CDSPOL:</b> DESAT Comparator Polarity Select bit 1 = DESAT Comparator output is inverted 0 = DESAT Comparator output is Not inverted
bit 3	<b>CDSOE:</b> DESAT Comparator output enable bit 1 = DESAT Comparator output PWM is enabled 0 = DESAT Comparator output PWM is Not enabled
bit 2	CDSOUT: DESAT Comparator Output Status bit <u>If CDSPOL = 1 (inverted polarity)</u> 1 = CDSVP < CDSVN (DESAT Detected) 0 = CDSVP > CDSVN (DESAT Not Detected) <u>If CDSPOL = 0 (non-inverted polarity)</u> 1 = CDSVP > CDSVN (DESAT Not Detected) 0 = CDSVP < CDSVN (DESAT Detected)
bit 1	<b>CDSINTP:</b> CDSIF Comparator Interrupt on Positive Going Edge Enable bit 1 = The CDSIF interrupt flag will be set upon a positive going edge 0 = No CDSIF interrupt flag will be set upon a positive going edge
bit 0	<b>CDSINTN:</b> CDSIF Comparator Interrupt on Negative Going Edge Enable bit 1 = The CDSIF interrupt flag will be set upon a negative going edge 0 = No CDSIF interrupt flag will be set upon a negative going edge

#### 6.4 Primary Input Current Offset Adjust

Primary input current offset adjust provides the ability to add offset to the primary input current signal, thus setting a peak primary current limit. This offset adjust is controlled using the four bits in the ICOACON register.

#### REGISTER 6-7: ICOACON: INPUT CURRENT OFFSET ADJUST CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	—	ICOAC3	ICOAC2	ICOAC1	ICOAC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

#### bit 7-4 Unimplemented: Read as '0'

bit 3-0 ICOAC<3:0>: Input current offset adjustment Configuration bits 0000 **= 0** mV 0001 = 50 mV 0010 = 100 mV 0011 = 150 mV 0100 = 200 mV 0101 = 250 mV 0110 = 300 mV 0111 = 350 mV 1000 = 400 mV 1001 = 450 mV 1010 **= 500 mV** 1011 **= 550 mV** 1100 = 600 mV 1101 = 650 mV 1110 = 700 mV 1111 = 750 mV

#### 6.5 Leading Edge Blanking

The adjustable Leading Edge Blanking (LEB) is used to blank prim ary current sp ikes res ulting from pri mary switch tu rn-on. Im plementing ad justable LEB a llows the sy stem to ign ore turn-on noise to bes t suit the application w ithout prim ary current sen se distortion from RC filtering. There are four settings available for LEB, including zero. These settings are controlled via two bits in the ICLEBCON register.

### REGISTER 6-8: ICLEBCON: INPUT CURRENT LEADING EDGE BLANKING CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x
—	—	_	_	-	—	ICLEBC1	ICLEBC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

bit 7-2 Unimplemented: Read as '0'

bit 1-0 ICLEBC<1:0>: Input current Leading Edge Blanking Configuration bits 00 = 0 ns

01 = 50 ns 10 = 100 ns

11 = 200 ns

#### 6.6 Slope Compensation

A negative voltage slope is added to the output of the error am plifier. This is done to prevent subharmonic instability when:

- 1. the operating duty cycle is greater than 50%
- 2. wide changes in the duty cycle occur

The am ount of neg ative sl ope added to the error amplifier ou tput is controlled by sl ope compensation slew rate control bits.

The slope compensation is enabled by clearing the SLPBY bit in the SLPCRCON register.

#### REGISTER 6-9: SLPCRCON: SLOPE COMPENSATION RAMP CONTROL REGISTER

U-0	R/W-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	SLPBY	SLPS5	SLPS4	SLPS3	SLPS2	SLPS1	SLPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

	Unimplemented. Read as 0
bit 6	SLPBY: Slope Compensation Bypass Control bit
	1 = Slope compensation is Bypassed
	0 = Slope compensation is not Bypassed
bit 5-0	SLPS<5:0>: Slope Compensation Slew Rate Control bits
	SLPS (mV/µs) = 4.1505 mV/µs * e <sup>0.739*(dec)</sup>


#### 6.7 MOSFET Driver Programmable Dead Time

The turn-on de ad ti me o f b oth PD RV a nd SDRV low-side drive signals can be configured independently to allow different MOSFETs and circuit board layouts to be us ed to construct an op timized s ystem (refer to Figure 6-1).

Clearing the PDRVBY and SDRVBY bits in the PE1 register enables the PDRV and SDRV low-side dead timers respectively. The amount of dead time added is controlled in the DEADCON register.

#### FIGURE 6-1:

### MOSFET DRIVER DEAD



#### REGISTER 6-10: DEADCON: DRIVER DEAD TIME CONTROL REGISTER

| R/W-x   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PDRVDT3 | PDRVDT2 | PDRVDT1 | PDRVDT0 | SDRVDT3 | SDRVDT2 | SDRVDT1 | SDRVDT0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:								
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit, read as '0'					
u = Bit is u	nchanged	x = Bit is unknown	-n = Value at POR					
'1' = Bit is s	set	'0' = Bit is cleared						
bit 7-4 PDRVDT		3:0>: PDRV Dead Time Configu	ration bits (t <sub>TD_1</sub> )					
	0000 = 16							
	0001 = 32	-						
	0010 = 48							
	0011 = 64							
	0100 = 80							
	0101 = 96							
	0110 = 112							
	0111 = 128	-						
		1000 = 144 ns delay						
		.001 = 160 ns delay .010 = 176 ns delay						
		1010 = 170 hs delay						
		= 192 hs delay $= 208$ hs delay						
		224 ns delay						
	1110 = 240							
	1111 = 256	5						
		•	we there both (the compared to the compared to					
bit 3-0	<b>SDRVDT&lt;3:0&gt;:</b> SDRV Dead Time Configuration bits (t <sub>TD_2</sub> ) 0000 = 16 ns delay							
	0000 = 10 0001 = 32							
	0001 = 32 0010 = 48							
	0010 = 48 0011 = 64							
		0100 = 80 ns delay 0101 = 96 ns delay						
	0110 = 112  ns delay							
		0110 = 128 ns delay						
		1000 = 144  ns delay						
		1001 = 160 ns delay						
		1010 = 176 ns delay						
	1011 = 192							
	1100 = 208	3						
	1101 = 224							
	1110 <b>= 240</b>	0 ns delay						
	1111 <b>= 25</b> 6	S ns delay						

#### 6.8 Output Regulation Reference Voltage Configuration

The VREFCON register controls the error am plifier reference voltage. This reference is us ed to set the current or voltage regulation s et point. VR EFCON holds the digital value us ed by an 8-bit I inear D AC setting the analog equivalent that gets summed with the pedestal voltage (VZC) at the non-inverting node of the error amplifier. VZ C is equal to the b and ga p voltage (1.2 3V). The output of the c urrent s ense amplifier A 2 is also r aised on t he p edestal voltage effectively c anceling i ts eff ect on t he i nput. T he pedestal is implemented throughout the analog control loop to improve accuracy at low levels. The VREF DAC can be adjusted in 255 steps of 4.8 mV/step.

### REGISTER 6-11: VREFCON: CURRENT/VOLTAGE REGULATION SET POINT CONTROL REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| VREF7 | VREF6 | VREF5 | VREF4 | VREF3 | VREF2 | VREF1 | VREF0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

#### bit 7-0 **VREF<7:0>:** Voltage Controlling Current Regulation Set point bits VREF(V) = V<sub>BG</sub> \* (VREF(dec)/255)

To ensure the b est re gulation ac curacy while implementing the C urrent Sense Amp lifier (A2), the initial ga in error m ust be considered. An 8-b it factory-stored calibration value A2CAL<7:0> has been stored in CALWD10 at 208Bh. This value can be used to compensate for A2 gain error by adjusting the  $V_{REF}$  command.

To get the final commanded value, the CALWD10 value gets multiplied by the original  $V_{REF}$  decimal command using the  $V_{REF}$  expression resulting in a 16-bit word. Rotating the 16 bit result right produces the final compensated command in the least significant byte. The most significant byte is unused.

An example of the firmware is as follows:

#### EXAMPLE 6-2: EXAMPLE A2 GAIN CORRECTION

```
//Assumes that calibration word A2CAL has been read into variable A2COMP
unsigned int VREF1_TEMP = VREFCON*A2COMP; // A2 Gain compensate for VREFCON
VREF1_TEMP >>= 7;
VREF1_TEMP &= 0x00FF;
VREF1_TEMP &= 0x00FF;
VREFCON = VREF1_TEMP;
```

#### 6.9 V<sub>REF2</sub> Voltage Reference

The VREF2CON register controls a second reference DAC that can be used externally. For example, it can be sent off chip and used to set the current regulation set point for a M CP1631 Pu lse W idth M odulator. Th e MCP19114/5 must be configured in Master Mode with bits M SC<0:1> = 01 in the MODECON register to

connect V<sub>REF2</sub> to GPB1. In Stand-alone mode, V<sub>REF2</sub> is not accessible. VREFCON2 holds the digital value used to set the VREF2 DAC. Since this reference is intended to g o off c hip, there is no p edestal offset associated with it and it is referenced to GND. It is an 8-bit linear DAC and has a range from 0V to 1.23V (BG) equating to 255 steps at 4.8 mV/step.

#### REGISTER 6-12: VREF2CON: VREF2 VOLTAGE SET POINT REGISTER

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| VREF27 | VREF26 | VREF25 | VREF24 | VREF23 | VREF22 | VREF21 | VREF20 |
| bit 7  |        |        |        |        |        |        | bit 0  |
|        |        |        |        |        |        |        |        |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 VREF2<7:0>: Voltage Controlling Current Regulation Set point bits  $V_{REF2(V)} = V_{BG} * (VREF2(dec)/255)$ 

The A/D converter Calibration Word 8 can be used to improve V<sub>REF2</sub> accuracy. An ADC measurement target (target in Example 6-3) is obtained by multiplying the desired V\_{R EF2} v oltage (VR EF2TARGET) by the ADC g ain (ADCC). V<sub>REF2</sub> is ad justed u ntil the ADC reading equals or exceeds the target.

An example of V<sub>REF2</sub>-correction firmware is as follows:

### EXAMPLE 6-3: VREF2 CORRECTION ROUTINE

// Assumes that the calibration word ADCCAL has been read int	o variable ADCC
<pre>extern volatile unsigned int ADRES @ 0x01C; #define VREF2TARGET (unsigned int) 0x02CC unsigned long tmp = (unsigned long)ADCC*VREF2TARGET; unsigned int target = (unsigned int)(tmp &gt;&gt; 15) - 3; unsigned int target = (unsigned int)(tmp &gt;&gt; 15) - 3;</pre>	<pre>// VREF2 Target = 0.7 v(1) // ADC Reference // Subtract ADC typical offset error 3</pre>
<pre>unsigned int adc; VREF2CON = 0x00; ADCON = 0x71;</pre>	// Clear VREF2CON // Enable ADC and set channel to GPB1/VREF2
<pre>do {     VREF2CON++;     NOP(); NOP();     adc = 0;     for (unsigned char i = 4; i &gt; 0; i) {         ADCON0bits.GO_nDONE = 1;         while(ADCON0bits.GO_nDONE);         adc += ADRES;      }      adc &gt;&gt;= 2; } while ((adc &lt; target) &amp;&amp; (VREF2CON != 0xFF));</pre>	// Adjust VREF2CON
Note 1: In this example, the LSb weight of VREF2TARGET is set to 1/(2 their accuracy requirement. The digital value of 0.7V is determined	

#### 6.10 Analog Peripheral Control

The M CP19114/5 have v arious a nalog p eripherals. These peri pherals can be configured to allow customizable operation. Refer to Register 6-13 for more information.

#### 6.10.1 MOSFET GATE DRIVER ENABLES

The M CP19114/5 c an enable a nd/or d isable th e MOSFET ga te d river outputs f or t he p rimary dr ive (PDRV) and the secondary dri ve (SD RV) independently. Setting the <PDRVEN> bit in the PE1 register ena bles th e p rimary driv e. Se tting th e <SDRVEN> b it in th e PE1 re gister en ables th e secondary drive. Refer to Register 6-13 for details.

#### 6.10.2 MOSFET DRIVER DEAD TIME

As de scribed in Section 6.7 "M OSFET Dr iver Programmable Dead Time", the MOSFET drive dead time c an be a djusted. The d ead time c an be s et independently for each driver from 16 ns to 256 ns in increments of 1 6 ns us ing the D EADCON regi ster. Dead t ime c an also be d isabled for each d river independently by setting the bypass bits <PDRVBY> and <SDRVBY> in the PE1 register.

#### 6.10.3 SECONDARY CURRENT POSITIVE SENSE PULL-UP

A hi gh-impedance p ull-up o n th e I <sub>SP</sub> pi n c an b e configured b y s etting th e <ISP UEN> bit i n the PE1 register. When set, the I<sub>SP</sub> pin is internally pulled-up to  $V_{DD}$ . Refer to Register 6-13 for details.

#### 6.10.4 PWM STEERING

The M CP19114/5 have additional control circuitry to allow ope n-loop rep ositioning o f th e ou tput. Th e PWMSTR PEN bit enables a primary-only PWM signal of fixed fre quency and duty cy cle to re position the output voltage up. The PWMSTR SEN bit enables a secondary-only P WM signal of fix ed freq uency an d duty cycle to reposition the output voltage down. When repositioning out put v oltage do wn, t he o utput overvoltage p rotection m ust be a ctive al ong w ith PWMSTR SEN for the PWM to pulse the SDR V. Frequency and duty cycle are controlled through TMR2 registers P R2 a nd TMR1L. PWMSTPR PEN an d PWMSTR SEN should never be active at the same time, therefore the PWMSTPR PEN is the dominant bit. F or q uasi-resonant op eration du ring o pen-loop repositioning, the DESAT comparator output should be disabled w ith th e < CDSOE> bit in the DEADCON register.

#### REGISTER 6-13: PE1: ANALOG PERIPHERAL ENABLE1 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
PDRVEN	SDRVEN	PDRVBY	SDRVBY	—	ISPUEN	PWMSTR_PEN	PWMSTR_SEN
bit 7							bit 0

Legend:					
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'		
u = Bit is	unchanged	x = Bit is unknown	-n = Value at POR		
'1' = Bit is	s set	'0' = Bit is cleared			
bit 7	PDRVEN	: PDRV Gate Drive Enable	e bit		
1 = ENABLED 0 = DISABLED					
bit 6	SDRVEN	: SDRV Gate Drive Enable	e bit		
	1 = ENAE 0 = DISA				
bit 5	PDRVBY	: PDRV Dead Time Bypas	s bit		
		/ dead time is bypassed / dead time is not bypasse	ed		
bit 4	SDRVBY	: SDRV Dead Time Bypas	s bit		
		/ dead time is bypassed / dead time is not bypasse	ed.		
bit 3	Unimple	Unimplemented: Read as '0'			
bit 2	ISPUEN:	I <sub>SP</sub> Weak Pull-Up Enable	bit		
		eak pull-up is enabled eak pull-up is disabled			

#### REGISTER 6-13: PE1: ANALOG PERIPHERAL ENABLE1 CONTROL REGISTER (CONTINUED)

bit 1	PWMSTR_PEN: PDRV PWM Steering bit
	1 = Enables open-loop PWM control to the PDRV
	0 = Disables open-loop PWM control to the PDRV
bit 0	PWMSTR_SEN: SDRV PWM Steering bit
	1 = Enables open-loop PWM control to the SDRV
	0 = Disables open-loop PWM control to the SDRV

#### bit

#### 6.11 Analog Blocks Enable Control

Various analog ci rcuit blo cks can be en abled or disabled, a s sh own i n the ABECON reg ister. Th e ABECON register also contains bits controlling analog and di gital t est signals. T hese s ignals ca n be configured to GPA0. Setting the <DIGOEN> bit enables the di gital test si gnals to be c onnected to GPA0. <DSEL2:0> selects the di gital cha nnels. Setting <ANAOEN> enables the an alog test s ignals to b e connected to GPA0. If <ANAOEN> and <DIGOEN> both g et s et, th e DIG OEN b it t akes pri ority. Whe n ANAOEN i s n ot set, th e a nalog test s ignals a re connected to the internal ADC. The analog test channel selections are controlled through the ADCON0 register.

### 6.11.1 MOSFET DRIVER UNDERVOLTAGE LOCKOUT SELECTION

The MOSFET gate drivers have internal undervoltage protection that is controlled by the <DRUVSEL> bit in the ABECON register. Since the gate drive supply is provided externally through the  $V_{DR}$  pin, the drivers are capable of driving logic level FETs or higher 10V (13.5V maximum) FET s. <DRUVSEL > de faults to c lear, therefore selecting a gate drive UVLO of 2.7V. Setting <DRUVSEL> selects the higher 5.4V gate drive UVLO. Refer to Section 4.2 "Electrical Characteristics" for additional electrical specifications.

#### 6.11.2 ERROR AMPLIFIER DISABLE

The error amplifier can be disabled such that its output is parked to a known state. The <EADIS> bit defaults to zero and the error r amp is ena bled duri ng no rmal operation. In case the user wants to disable the error amplifier, setting the EADIS bit parks the error amplifier output to just be low the I ow c lamp v oltage. U nder normal ope ration, the error am plifier output run s between 2 \* BG (up per cl amp v alue) and 1 \* BG – 150 mV (lo wer c lamp v alue). Th e an alog fe edback circuitry utilizes an offset pedestal (1 \* BG) to improve accuracy at low levels.

#### REGISTER 6-14: ABECON: ANALOG BLOCK ENABLE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
DIGOEN	DSEL2	DSEL1	DSEL0	DRUVSEL	_	EADIS	ANAOEN		
bit 7 bit 0									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

bit 7 DIGOEN: DIG Test MUX to GPA0 connection control

1 = DIG Test MUX output is connected to external pin GPA0

0 = DIG Test MUX output is not connected to external pin GPA0

#### REGISTER 6-14: ABECON: ANALOG BLOCK ENABLE CONTROL REGISTER (CONTINUED)

bit 6-4	DSEL<2:0>
	000 = QRS (Output of DESAT comparator)
	001 = PWM_L (PWM output after monostable)
	010 = PWM (Oscillator output from the micro-controller)
	011 = TMR2EQ (When TMR2 equals PR2)
	100 = OV (Overvoltage comparator output)
	101 = SWFRQ (Switching Frequency Output)
	110 = SDRV_ON_ONESHOT (200 nS one-shot signal to reset WDM logic)
	111 = Unimplemented
bit 3	DRUVSEL: Selects gate drive undervoltage lockout level
	1 = Gate Drive UVLO set to 5.4V
	0 = Gate Drive UVLO set to 2.7V
bit 2	Unimplemented: Read as '0'
bit 1	EADIS: Error Amplifier Disable bit
	1 = Disables the error amplifier (Output parked low, clamped to 1 * BG)
	0 = Enables the error amplifier (Normal operation)
bit 0	ANAOEN: Analog MUX Output Control bit
	1 = Analog MUX output is connected to external pin GPA0

0 = Analog MUX output is not connected to external pin GPA0

#### 6.12 Mode and RFB MUX Control

The MODECON r egister controls the Ma ster/Slave configuration and the internal resistor feedback MUX for the current sense amplifier while in quasi-resonant mode.

In Master/Slave mode, it allows the V<sub>REF2</sub> signal of the Master MCP19115 de vice to be bu ffered an d connected to a GPIO pin. This output signal can be connected to a Slave PWM driver (MCP1631) at the V<sub>REF</sub> in put to regulate current via the Slave PWM Controller. In Stand-alone mode, the V<sub>REF2</sub> unity gain buffer is not connected to a separate GPIO Pin.

The RFB MUX selects the output of A2 current sense amplifier to be connected to the internal 5 k $\Omega$  feedback resistor (quasi-resonant) or to the I<sub>SOUT</sub> pin.

#### REGISTER 6-15: MODECON: MASTER/SLAVE AND RFB MUX CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
MSC1	MSC0	RFB	—	—	—	—	—		
bit 7 bit 0									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		


bit 7-6	<b>MSC&lt;1:0&gt;:</b> Master/Slave Configuration bits 00 = Device set as stand-alone unit
	01 = Device set as MASTER
	10 = Device set as SLAVE
	11 = RESERVED
bit 5	RFB<5>: Current Sense Amplifier (A2) output resistor feedback MUX Configuration bit
	0 = R <sub>FB_INT</sub> 5 kΩ
	1 = I <sub>SOUT</sub>
bit 4-0	Unimplemented: Read as '0'

# MCP19114/5

NOTES:

#### 7.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.









FIGURE 7-2: IQ vs. Temperature in Sleep Mode.













FIGURE 7-5: V<sub>DD</sub> Dropout Voltage vs. Output Current (mA).



Temperature.

V<sub>DD</sub> Dropout Voltage vs.

Note: Unless otherwise indicated,  $V_{IN}$  = 12V,  $F_{SW}$  = 150 kHz,  $T_A$  = +25°C.

# MCP19114/5

**Note:** Unless otherwise indicated,  $V_{IN}$  = 12V,  $F_{SW}$  = 150 kHz,  $T_A$  = +25°C.




FIGURE 7-7: Output Driver Dead Time vs. Code and Temperature.




FIGURE 7-8: Sourcing Output Driver R<sub>DSon</sub> vs. Temperature.




FIGURE 7-9: vs. Temperature.




FIGURE 7-10: Sourcing Output Driver R<sub>DSon</sub> vs. Temperature.





FIGURE 7-11: Sinking Output Driver R<sub>DSon</sub> vs. Temperature.



**FIGURE 7-12:** Oscillator Frequency vs. Temperature.




FIGURE 7-13: Normalized Output Demand vs. Temperature.

# MCP19114/5

NOTES:

### 8.0 SYSTEM BENCH TESTING

To allow for easier system design and bench testing, the MCP19114/5 feature a multiplexer used to output various internal analog signals. These signals can be measured on the GPA0 pin through a unity gain buffer. The configuration control of the GPA0 pin is found in the ABECON register. Control of the signals present at the output of the unity gain analog buffer is found in the ADCON0 register.

#### REGISTER 8-1: ADCON0: ANALOG-TO-DIGITAL CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	

#### bit 7 Unimplemented: Read as '0'

	Unimplemented. Read as 0
bit 6-2	CHS<4:0>: Analog Channel Select bits
	00000 = V <sub>IN</sub> /n analog voltage measurement (V <sub>IN</sub> /15.5328)
	00001 = V <sub>REF</sub> + VZC (DAC reference voltage + VZC pedestal setting current regulation level)
	00010 = OV_REF (reference for overvoltage comparator)
	00011 = V <sub>BGR</sub> (band gap reference)
	00100 = $V_{S}$ (voltage proportional to $V_{OUT}$ )
	00101 = EA_SC (error amplifier after slope compensation output)
	00110 = A2 (secondary current sense amplifier output at R <sub>FB INT</sub> connection)
	00111 = PEDESTAL (Pedestal Voltage)
	01000 =RESERVED
	01001 =RESERVED
	01010 = IP_ADJ (IP after Pedestal and Offset Adjust (at PWM Comparator))
	01011 = IP_OFF_REF (IP Offset Reference)
	01100 = V <sub>DR</sub> /n (V <sub>DR</sub> /n analog driver voltage measurement = 0.229V/V * V <sub>DR</sub> )
	01101 = TEMP_SNS (analog voltage representing internal temperature)
	01110 = DLL_VCON (Delay Locked Loop Voltage Reference - control voltage for dead time)
	01111 = SLPCMP_REF (slope compensation reference)
	10000 = Unimplemented
	10001 = Unimplemented
	10010 = Unimplemented
	10011 = Unimplemented
	10100 = Unimplemented
	10101 = Unimplemented
	10110 = Unimplemented
	10111 = Unimplemented
	11000 = GPA0/AN0 (i.e. ADDR1)
	11001 = GPA1/AN1 (i.e. ADDR0)
	11010 = GPA2/AN2 (i.e. Temperature Sensor Input)
	11011 = GPA3/AN3 (i.e. BIN)
	11100 = GPB1/AN4
	11101 = GPB4/AN5 ( <b>MCP19115 Only</b> )
	11110 = GPB5/AN6 ( <b>MCP19115 Only</b> )
	11111 = GPB6/AN7 ( <b>MCP19115 Only</b> )
bit 1	GO/DONE: A/D Conversion Status bit
	1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
	This bit is automatically cleared by hardware when the A/D conversion has completed.
	0 = A/D conversion completed/not in progress
bit 0	ADON: A/D Conversion Status bit
	1 = A/D converter module is operating
	0 = A/D converter is shut off and consumes no operating current

# MCP19114/5

NOTES:

x = Bit is unknown

### 9.0 DEVICE CALIBRATION

Read-only m emory I ocations 20 80h th rough 2 08Fh contain factory calibration data. Refer to **Section 17.0 "Flash Program Memory Control"** for information on how to read from these memory locations.

#### 9.1 Calibration Word 1

The DCSRFB<6:0> bits set the offset calibration for the current s ense d ifferential a mplifier (A2) w hen configured us ing the int ernal fe edback re sistor. A calibration range of  $\pm$  30 mV is provided with 20h and 00h be ing mi dscale (no offset). The MSB is pol arity only. Firmware must read these values and write them into t he D CSCAL regi ster to i mplement of fset calibration.

#### REGISTER 9-1: CALWD1: CALIBRATION WORD 1 REGISTER

'1' = Bit is set

		U-0	U-0	U-0	U-0	U-0	U-0
		_	_	_	—	—	—
		bit 13					bit 8
U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	DCSRFB6	DCSRFB5	DCSRFB4	DCSRFB3	DCSRFB2	DCSRFB1	DCSRFB0
bit 7		·		•		•	bit 0
Legend:							
R = Readable	bit	P = Programr	nable bit	U = Unused b	oit, read as '0'		

bit 13-7 Unused: Read as '0'

-n = Value at POR

bit 6-0 **DCSRFB<6:0>:** Input Differential Current Sense Calibration bits when configured using internal feedback resistor

'0' = Bit is cleared

#### 9.2 **Calibration Word 2**

Calibration W ord 2 is at me mory loc ation 2081h. It contains the c alibration bi ts for the d esaturation comparator cu rrent m easurement input offset. Firmware must read these values and write them into the DSTCAL register to implement the factory of fset calibration. The factory offset calibration will minimize offset voltage. The desaturation comparator is one of the few ex amples w here the user m ay want to implement their own offset voltage values. Writing user defined values to the D STCAL register provides this flexibility. Thi s re gister a lso co ntains the trim bit s needed to trim the in ternal 5k fee dback resistor to within 2% using the <RFBT5:0> bits. Firmware must read these values and write them into the RFBTCAL register to i mplement th e fa ctory-trimmed fe edback resistor value.

		U-0	R/P-1	R/P-1	R/P-1	R/P-1
		—	DST4	DST3	DST2	DST1
		bit 13				
U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1

#### **REGISTER 9-2: CALWD2: CALIBRATION WORD 2 REGISTER**

bit 7					bit 0
Legend:	••	D - Drogramn	 	hit road as '0'	

R = Readable bit	P = Programmable bit	U = Unused bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 13 Unused: Read as '0'

bit 12-8 DST<4:0>: Desaturation Comparator Current Measure Offset calibration bits

bit 7-6 Unused: Read as '0'

bit 5-0 RFBT<5:0>: Internal Feedback Resistor Trim bits R/P-1 DST0

R/P-1

bit 8

#### 9.3 Calibration Word 3

The VRO<5:0> bits at memory location 2082h calibrate the offset of the buffer amplifier of the output voltage regulation reference set point ( $V_{REF}$ ). Firmware must read thes e values and write the m to the VROCAL register for proper calibration.

The BGR<3:0> bits at memory location 2082h calibrate the band g ap reference. Fi rmware must re ad these values and write the m to the BG RCAL register for proper calibration.

#### REGISTER 9-3: CALWD3: CALIBRATION WORD 3 REGISTER

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
VRO5	VRO4	VRO3	VRO2	VRO1	VRO0
bit 13					bit 8

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	BGR3	BGR2	BGR1	BGR0
bit 7							bit 0

Legend:			
R = Readable bit	P = Programmable bit	U = Unused bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 13-8 VRO<5:0>: Reference voltage (V<sub>REF</sub>) offset calibration bits

bit 7-4 Unused: Read as '0'

bit 3-0 BGR<3:0>: Band Gap Reference calibration bits

#### 9.4 Calibration Word 4

The TTA<3:0> bits at memory location 2083h contain the calibration bits for the factory-set overtemperature threshold. Firmware must read these values and write them into the TTACAL register for proper calibration.

#### REGISTER 9-4: CALWD4: CALIBRATION WORD 4 REGISTER

		U-0	U-0	U-0	U-0	U-0	U-0
		—	_	_	_	—	_
		bit 13					bit 8
U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	_	TTA3	TTA2	TTA1	TTA0
bit 7		•				•	bit 0
Legend:							
R = Readable	bit	P = Programn	nable bit	U = Unused b	oit, read as '0'		

	-			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 13-4 Unused: Read as '0'

bit 3-0 TTACAL<3:0>: Overtemperature threshold calibration bits

#### 9.5 Calibration Word 5

The TANA<9:0> bits at memory location 2084h contain the ADC reading from the internal temperature sensor when the silicon te mperature is at  $30^{\circ}$ C. The temperature coefficient of t he i nternal tem perature sensor is 16 mV/°C.

#### REGISTER 9-5: CALWD5: CALIBRATION WORD 5 REGISTER

U-0	U-0	U-0	U-0	R/P-1	R/P-1
_	_	_	—	TANA9	TANA8
bit 13					bit 8

| R/P-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| TANA7 | TANA6 | TANA5 | TANA4 | TANA3 | TANA2 | TANA1 | TANA0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	P = Programmable bit	U = Unused bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 13-8 Unused: Read as '0'

bit 7-0 **TANA<9:0>:** ADC reading of internal silicon temperature at 30°C calibration bits

#### 9.6 Calibration Word 6

The FCAL<6:0> bits at memory location 2085h set the internal os cillator c alibration. F irmware must rea d these values and write them to the OSCCAL register for proper calibration.

#### REGISTER 9-6: CALWD6: CALIBRATION WORD 6 REGISTER

U-0	U-0	U-0	U-0	U-0	U-0
—	—	-	—	—	—
bit 13					bit 8

U-0	R/P-1						
—	FCAL6	FCAL5	FCAL4	FCAL3	FCAL2	FCAL1	FCAL0
bit 7							bit 0

Legend:			
R = Readable bit	P = Programmable bit	U = Unused bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 13-7 Unused: Read as '0'

bit 6-0 FCAL<6:0>: Internal oscillator calibration bits

#### 9.7 Calibration Word 7

The DCS<6:0> bits at memory location 2086h store the factory-set offset ca libration for the cur rent s ense differential amplifier (A2) when configured using  $I_{SOUT}$ . A configuration range of +/-30 mV is provided with 20h and 00h being midscale (no offset). The MSB is polarity only. Firmware must read this value into the DCSCAL register to im plement o ffset c alibration. If u sing the internal feedback resistor, refer to Register 9-1.

#### REGISTER 9-7: CALWD7: CALIBRATION WORD 7 REGISTER

		U-0	U-0	U-0	U-0	U-0	U-0
		—	—	—	—	_	—
		bit 13					bit 8
U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	DCS6	DCS5	DCS4	DCS3	DCS2	DCS1	DCS0
bit 7	·			·			bit 0
Legend:							
R = Readable bit		P = Programr	P = Programmable bit		U = Unimplemented bit, read		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 13-7 Unimplemented: Read as '0'

bit 6-0 DCS<6:0>: Differential Current Sense Amplifier Calibration bits when used with I<sub>SOUT</sub>.

#### 9.8 Calibration Word 8

The ADCCAL<13:0> bits at memory location 2089h contain the ca libration bits for the A/D converter. Calibration W ord 8 (ADCCAL <1 3:0>) contains the factory measurement of the full scale ADC Reference. The value represents the number of A/D converter counts per volt. ADCC<4:0> bits represent the fraction of an A/D converter count, which can provide additional precision when oversampling the ADC for en hanced resolution. T his c alibration word c an be u sed to calibrate sig nals read by the Anal og-to-Digital Converter.

#### REGISTER 9-8: CALWD8: CALIBRATION WORD 8 REGISTER

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
ADCC13	ADCC12	ADCC11	ADCC10	ADCC9	ADCC8
bit 13					bit 8

U-0	R/P-1						
ADCC7	ADCC6	ADCC5	ADCC4	ADCC3	ADCC2	ADCC1	ADCC0
bit 7							bit 0

Legend:			
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 13-5	ADCC<13:5>: Whole number of A/D converter count 111111111 = 511
	•
	•
	•
	000000000 <b>= 0</b>
bit 4-0	<b>ADCC&lt;4:0&gt;:</b> Fraction number of A/D converter count 11111 = 0.96875

- . .
  - 00001 = 0.03125 00000 = 0.00000

#### 9.9 Calibration Word 9

Calibration Word 9 is at memory location 208Ah. The value stored at this memory location represents the offset voltage (in units of mV) of the analog test buffer. This is an 8-bit, 2's complement word that can be used to compensate any signal sent through the Analog test multiplexer. See section 8.0 for test signal details.

#### REGISTER 9-9: CALWD9: CALIBRATION WORD 9 REGISTER

		U-0	U-0	U-0	U-0	U-0	U-0
			_	—	—	—	—
		bit 13					bit 8
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
BUFF7	BUFF6	BUFF5	BUFF4	BUFF3	BUFF2	BUFF1	BUFF0
bit 7		·					bit 0
Legend:							
R = Readabl	le bit	P = Programmable bit		U = Unimplemented bit, read as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 13-8	Unimplemen	ted: Read as '	0'				
bit 7-0	-	Analog Buffer (		ion bits			
		Mid scale (-1 n					
	•						
	•						
	•						
		Largest negativ					
01111111 = Largest positive offset				mV)			
	•						
	•						
	•						
	00000000 =	Mid scale (0 m	V)				

#### 9.10 Calibration Word 10

The A2C AL<7:0> bi ts a t me mory lo cation 208 Bh contain the calibration bits for Current Sense Amplifier (A2) Gain Error. For best regulation accuracy using this amplifier, firmware can read this value and use it to adjust the V REF co mmand. Section 6.8 "O utput Regulation Ref erence V oltage Confi guration" for details.

#### REGISTER 9-10: CALWD10: CALIBRATION WORD 10 REGISTER

		U-0	U-0	U-0	U-0	U-0	U-0
		—	—	—	—	—	_
		bit 13					bit 8
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
A2CAL7	A2CAL6	A2CAL5	A2CAL4	A2CAL3	A2CAL2	A2CAL1	A2CAL0
bit 7							bit 0
Legend:							
R = Readable bit		P = Programr	mable bit	U = Unimplei			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 13-8 Unimplemented: Read as '0'

bit 7-0 A2CAL<7:0>: Current Sense Amplifier (A2) Gain Error Calibration bits

### **10.0 MEMORY ORGANIZATION**

There are two types of memory in the MCP19114/5:


- Program Memory
- Data Memory
  - Special Function Registers (SFRs)
  - General-Purpose RAM

#### 10.1 Program Memory Organization

The M CP19114/5 ha ve a 13-b it pro gram co unter capable of addressing an  $8000 \times 14$  program memory space. Only the first 40 00 x 14 (0000h-0FFFh) is physically implemented. Addressing a location above this boundary will cause a wrap-around within the first 4000 x 14 space. The Reset vector is at 0000h and the interrupt vector is at 0004h (refer to Figure 10-1). The width of the program memory bus (instruction word) is 14 bits. Since all in structions are a single word, the MCP19114/5 have space for 4000 instructions.

#### FIGURE 10-1:

#### PROGRAM MEMORY MAP AND STACK FOR MCP19114



#### 10.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of a ccessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set a Files Select Register (FSR) to point to the program memory.

#### 10.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to the tables of constants. The recommended way to create such tables is shown in Example 10-1.

EXAMPLE 10-1: RETLW INSTRUCTION

constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF CODE	
MOVLW DATA_IN	DEX
call constants	
; THE CONSTANT IS	IN W

The BRW instruction makes this type of table v ery simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available, so the older table-read method must be used.

#### **10.2** Data Memory Organization

The data memory (refer to Figure 10-1) is partitioned into four b anks, which c ontain the General Purpose Registers (GPR) and the Special F unction R egisters (SFR). The Special Function Registers are located in the first 32 locations of each bank. Register locations 20h-7Fh in Bank 0, A0h-EFh in Bank 1 and 120h-16Fh in Bank 2 are Ge neral Purp ose Registers, implemented a s st atic R AM. All oth er R AM i s unimplemented a nd returns `0' w hen read. Th e RP<1:0> bits in the STATUS register a re th e b ank select bits.

#### EXAMPLE 10-2: BANK SELECT

RP1	RP0	
0	0	-> Bank 0 is selected
0	1	-> Bank 1 is selected
1	0	-> Bank 2 is selected
1	1	-> Bank 3 is selected

To move values from one register to another register, the value must pass through the W register. This means that f or all register-to-register moves, two instruction cycles are required.

The entire data m emory c an be a ccessed e ither directly or indirectly. Direct addressing may require the use of the RP<1:0> bits. Indirect addressing requires the use of the FSR . Ind irect add ressing us es the Indirect Register Po inter (IRP) bit in the STATUS register for ac cess t o t he B ank0/Bank1 o r t he Bank2/Bank3 areas of data memory.

#### 10.2.1 GENERAL PURPOSE REGISTER FILE

The reg ister fi le i s org anized as 64 x 8 in the MCP19114/5. Each register is accessed, either directly or in directly, th rough the FSR (refer to Section 10.5 "Indirect Addressing, INDF and FSR Registers").

#### 10.2.2 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation. The core registers can be addressed from any bank. These registers are listed below in Table 10-1. For detailed information, refer to Table 10-2.

#### TABLE 10-1: CORE REGISTERS

	BANKx				
x00h,	x80h,	x100h,	or	x180h	INDF
x02h,	x82h,	x102h,	or	x182h	PCL
x03h,	x83h,	x103h,	or	x183h	STATUS
x04h,	x84h,	x104h,	or	x184h	FSR
x0Ah,	x8Ah,	x10Ah,	or	x18Ah	PCLATH
x0Bh,	x8Bh,	x10Bh,	or	x18Bh	INTCON

#### 10.2.2.1 STATUS Register

The STATUS register contains:

- the arithmetic status of the ALU
- · the Reset status
- · the bank select bits for data memory (RAM)

The STATUS register can be the destination for an y instruction, I ike an y ot her register. If the STATUS register is the destination for an instruction that affects the Z, DC or C b its, the write to these three b its is disabled. These bits are set or deared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as `000u u1uu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits.

**Note 1:** The C and D C b its op erate a s Borrow and Digit Borrow out bits, respectively, in subtraction.

#### REGISTER 10-1: STATUS: STATUS REGISTER

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
IRP	RP1	RP0	TO	PD	Z	DC <sup>(1)</sup>	C <sup>(1)</sup>		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR x = Bit is unknown		nown	'0' = Bit is cleared						
'1' = Bit is set									
bit 7	IRP: Register	Bank Select b	it (used for Ind	direct addressi	ng)				
	1 = Bank 2 &	3 (100h - 1FF	h)						
	0 = Bank 0 & 1 (00h - FFh)								
bit 6-5	RP<1:0>: Register Bank Select bits (used for Direct addressing)								
00 <b>=Bank (</b>		0 =Bank 0 (00h - 7Fh)							
	01 =Bank 1 (8	01 =Bank 1 (80h - FFh)							
	10 =Bank 2 (100h - 17Fh)								

11 =Bank 3 (180h - 1FFh)

TO: Time-out bit

bit 4

- 1 = After power-up, CLRWDT instruction or SLEEP instruction
- 0 = A WDT time-out occurred

**Note 1:** For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit in the source register.

#### © 2014 Microchip Technology Inc.

#### REGISTER 10-1: STATUS: STATUS REGISTER (CONTINUED)

bit 3	PD: Power-down bit
	1 = After power-up or by the CLRWDT instruction
	0 = By execution of the SLEEP instruction
bit 2	Z: Zero bit
	<ul> <li>1 = The result of an arithmetic or logic operation is zero</li> </ul>
	0 = The result of an arithmetic or logic operation is not zero
bit 1	DC: Digit Carry/Digit Borrow bit <sup>(1)</sup> (ADDWF, ADDLW, SUBLW, SUBWF instructions)
	1 = A carry-out from the 4 <sup>th</sup> low-order bit of the result occurred
	0 = No carry-out from the 4 <sup>th</sup> low-order bit of the result
bit 0	C: Carry/Borrow bit <sup>(1)</sup> (ADDWF, ADDLW, SUBLW, SUBWF instructions) <sup>(1)</sup>
	1 = A carry-out from the Most Significant bit of the result occurred
	0 = No carry-out from the Most Significant bit of the result occurred

**Note 1:** For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit in the source register.

#### 10.2.3 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (refer to Figure 10-2). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the microcontroller core are described in this section. Those related to the operation of the peripheral fea tures are de scribed in the associated section for that peripheral feature.

#### 10.3 DATA MEMORY

	File Address		File Address		File Address		File Address
			_				_
Indirect addr. <sup>(1)</sup>	_	Indirect addr. (1)		Indirect addr. <sup>(1)</sup>		Indirect addr. (1)	
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTGPA	05h	TRISGPA	85h	WPUGPA	105h	IOCA	185h
PORTGPB	06h	TRISGPB	86h	WPUGPB	106h	IOCB	186h
PIR1	07h	PIE1	87h	PE1	107h	ANSELA	187h
PIR2	08h	PIE2	88h	MODECON	108h	ANSELB	188h
PCON	09h		89h	ABECON	109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
TMR1L	0Ch		8Ch		10Ch	PORTICD <sup>(2)</sup>	18Ch
TMR1H	0Dh		8Dh		10Dh	TRISICD <sup>(2)</sup>	18Dh
T1CON	0Eh		8Eh		10Eh	ICKBUG <sup>(2)</sup>	18Eh
TMR2	0Fh		8Fh		10Fh	BIGBUG <sup>(2)</sup>	18Fh
T2CON	10h	VINUVLO	90h	SSPADD	110h	PMCON1	190h
PR2	11h	VINOVLO	91h	SSPBUF	111h	PMCON2	191h
	12h	VINCON	92h	SSPCON1	112h	PMADRL	192h
PWMPHL	13h	CC1RL	93h	SSPCON2	113h	PMADRH	193h
PWMPHH	14h	CC1RH	94h	SSPCON3	114h	PMDATL	194h
PWMRL	15h	CC2RL	95h	SSPMSK1	115h	PMDATH	195h
PWMRH	16h	CC2RH	96h	SSPSTAT	116h	DSTCAL	196h
	17h	CCDCON	97h	SSPADD2	117h	RFBTCAL	197h
	18h	DESATCON	98h	SSPMSK2	118h	OSCCAL	198h
VREFCON	19h	OVCON	99h		119h	DCSCAL	199h
VREF2CON	1Ah	OVREFCON	9Ah		11Ah	TTACAL	19Ah
OSCTUNE	1Bh	DEADCON	9Bh		11Bh	BGRCAL	19Bh
ADRESL	1Ch	SLPCRCON	9Ch		11Ch	VROCAL	19Ch
ADRESH	1Dh	ICOACON	9Dh		11Dh		19Dh
ADCON0	1Eh	ICLEBCON	9Eh		11Eh		19Eh
ADCON1	1Fh		9Fh		11Fh	Reserved	19Fh
	20h	General	A0h	General	120h		1A0h
		Purpose		Purpose			
		Register		Register			
General Purpose		80 Bytes		80 bytes			
Register				ou bytes			
1.0910101			EFh		16F		1EF
96 Bytes		Accesses	F0h	Accesses	170h	Accesses	1F0h
	756	Bank 0	EEb	Bank 0	1756	Bank 0	1556
	7Fh	L	FFh		17Fh		1FFh
Bank 0		Bank 1		Bank2		Bank3	
Unimple	emented da	ta memory locatio	ons, read a	s'0'.			
-	physical re	-					

Adr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other resets <sup>(1)</sup>
Bank 0											
00h	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								XXXX XXXX	XXXX XXXX
01h	TMR0		Timer0 Module's Register								սսսս սսսս
02h	PCL	Program Counter's (PC) Least Significant byte								0000 0000	0000 0000
03h	STATUS	IRP RP1 RP0 TO PD Z DC C								0001 1xxx	000g quuu
04h	FSR	Indirect data memory address pointer								xxxx xxxx	սսսս սսսս
05h	PORTGPA	GPA7	GPA6	GPA5	—	GPA3	GPA2	GPA1	GPA0	xxx- xxxx	uuu- uuuu
06h	PORTGPB	GPB7	GPB6	GPB5	GPB4	—	—	GPB1	GPB0	xxxxxx	uuuuuu
07h	PIR1	—	ADIF	BCLIF	SSPIF	CC2IF	CC1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
08h	PIR2	CDSIF	—	—	OTIF	OVIF	DRUVIF	OVLOIF	UVLOIF	00 0000	00 0000
09h	PCON	_	_	—	_	—	_	POR	BOR	dd	uu
0Ah	PCLATH	_	Write buffer for upper 5 bits of program counter						0 0000	0 0000	
0Bh	INTCON	GIE PEIE		T0IE	INTE	IOCE	TOIF	INTF	IOCF <sup>(2)</sup>	0000 000x	0000 000u
0Ch	TMR1L	Holding register for the Least Significant byte of the 16-bit TMR1								xxxx xxxx	սսսս սսսս
0Dh	TMR1H	Holding register for the Most Significant byte of the 16-bit TMR1								xxxx xxxx	uuuu uuuu
0Eh	T1CON	—	_	T1CKPS1	T1CKPS0	_	—	TMR1CS	TMR10N	0000	uuuu
0Fh	TMR2				Timer2	Module Regis	ter	•	L	0000 0000	սսսս սսսս
10h	T2CON								000	000	
11h	PR2	Timer2 Module Period Register								1111 1111	1111 1111
12h	—	Unimplemented								-	-
13h	PWMPHL	SLAVE Phase Shift Register								xxxx xxxx	սսսս սսսս
14h	PWMPHH	SLAVE Phase Shift Register								xxxx xxxx	uuuu uuuu
15h	PWMRL	PWM Register Low Byte								XXXX XXXX	uuuu uuuu
16h	PWMRH	PWM Register High Byte								XXXX XXXX	uuuu uuuu
17h	—	Unimplemented								-	-
18h	—	Unimplemented								-	-
19h	VREFCON	VREF7	VREF6	VREF5	VREF4	VREF3	VREF2	VREF1	VREF0	0000 0000	0000 0000
1Ah	VREF2CON	VREF27	VREF26	VREF25	VREF24	VREF23	VREF22	VREF21	VREF20	0000 0000	0000 0000
1Bh	OSCTUNE	_		_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	0 0000
1Ch	ADRESL	Least significant 8 bits of the A/D result								xxxx xxxx	uuuu uuuu
1Dh	ADRESH	Most significant 2 bits of the A/D result								0000 00xx	0000 00uu
1Eh	ADCON0	_	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	-000 0000	-000 0000
1Fh	ADCON1	—	ADCS2	ADCS1	ADCS0	_	—	_	—	-000	-000

MCP19114/5

#### TABLE 10-2: MCP19114/5 SPECIAL REGISTERS SUMMARY BANK 0

**Legend:** — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

**Note 1:** Other (non power-up) resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: MCLR and WDT reset does not affect the previous value data latch. The IOCF bit will be cleared upon reset but will be set again if the mismatch exists.

TABLE 10-3:	MCP19114/5 SPECIAL REGISTERS SUMMARY BANK 1

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Values on all other resets <sup>(1)</sup>
Bank 1											
80h	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)							xxxx xxxx	uuuu uuuu	
81h	OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL			Program	n Counter's (PC	) Least Signific	cant byte			0000 0000	0000 0000
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h	FSR			Indi	rect data memo	ory address poi	nter			xxxx xxxx	uuuu uuuu
85h	TRISGPA	TRISA7	TRISA6	TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0	1110 1111	1110 1111
86h	TRISGPB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	TRISB1	TRISB0	1111 0011	1111 0011
87h	PIE1	_	ADIE	BCLIE	SSPIE	CC2IE	CC1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
88h	PIE2	CDSIE	—	_	OTIE	OVIE	DRUVIE	OVLOIE	UVLOIE	00 0000	00 0000
89h	—				Unimple	mented				_	_
8Ah	PCLATH	_	—	_	V	Vrite buffer for	upper 5 bits of	program counte	er	0 0000	0 0000
8Bh	INTCON	GIE	PEIE	T0IE	INTE	IOCE	T0IF	INTF	IOCF <sup>(2)</sup>	0000 000x	0000 000u
8Ch	—				Unimple	mented				_	_
8Dh	—	Unimplemented								_	_
8Eh	—	Unimplemented								_	_
8Fh	—				Unimple	mented				—	_
90h	VINUVLO	—	_	UVLO5	UVLO4	UVLO3	UVLO2	UVLO1	UVLO0	xx xxxx	uu uuuu
91h	VINOVLO	_	—	OVLO5	OVLO4	OVLO3	OVLO2	OVLO1	OVLO0	xx xxxx	uu uuuu
92h	VINCON	UVLOEN	UVLOOUT	UVLOINTP	UVLOINTN	OVLOEN	OVLOOUT	OVLOINTP	OVLOINTN	0x00 0x00	0u00 0u00
93h	CC1RL			Capture1	/Compare1 Reg	gister1 x Low B	syte (LSB)			xxxx xxxx	uuuu uuuu
94h	CC1RH			Capture1/	Compare1 Reg	ister2 x High B	syte (MSB)			xxxx xxxx	uuuu uuuu
95h	CC2RL			Capture2	/Compare2 Reg	gister1 x Low B	syte (LSB)			xxxx xxxx	<u>uuuu</u> uuuu
96h	CC2RH			Capture2/	Compare2 Reg	ister2 x High B	yte (MSB)			xxxx xxxx	<u>uuuu</u> uuuu
97h	CCDCON		CC2I	vl<3:0>			CC1	/<3:0>		xxxx xxxx	uuuu uuuu
98h	DESATCON	CDSMUX	CDSWDE	Reserved	CDSPOL	CDSOE	CDSOUT	CDSINTP	CDSINTN	00x0 0x00	0000 0u00
99h	OVCON	—	—		—	OVEN	OVOUT	OVINTP	OVINTN	0x00	0u00
9Ah	OVREFCON	00V7	OOV6	OOV5	OOV4	OOV3	OOV2	OOV1	OOV0	XXXX XXXX	uuuu uuuu
9Bh	DEADCON	PDRVDT3	PDRVDT2	PDRVDT1	PDRVDT0	SDRVDT3	SDRVDT2	SDRVDT1	SDRVDT0	XXXX XXXX	uuuu uuuu
9Ch	SLPCRCON	_	SLPBY	SLPS5	SLPS4	SLPS3	SLPS2	SLPS1	SLPS0	-xxx xxxx	-uuu uuuu
9Dh	ICOACON	_	—	_	—	ICOAC3	ICOAC2	ICOAC1	ICOAC0	xxxx	uuuu
9Eh	ICLEBCON	_	—	_	_	_	_	ICLEBC1	ICLEBC0	xx	uu
9Fh	_				Unimple	mented				_	_

Legend:

Note 1:

d: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
 1: Other (non power-up) resets include MCLR Reset and Watchdog Timer Reset during normal operation.
 2: MCLR and WDT reset does not affect the previous value data latch. The IOCF bit will be cleared upon reset but will be set again if the mismatch exists.

Adr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other resets <sup>(1)</sup>
Bank 2											
100h	INDF		Addressing th	is location use	s contents of F	SR to address	data memor	y (not a physical reg	ister)	xxxx xxxx	xxxx xxxx
101h	TMR0				Timer0 N	Module's Regis	ter			XXXX XXXX	uuuu uuuu
102h	PCL			Pro	gram Counter's	s (PC) Least Sig	gnificant byte	е		0000 0000	0000 0000
103h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000g quuu
104h	FSR				Indirect data n	nemory address	s pointer			XXXX XXXX	uuuu uuuu
105h	WPUGPA	_	_	WPUA5	_	WPUA3	WPUA2	WPUA1	WPUA0	1- 1111	u- uuuu
106h	WPUGPB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	WPUB1	_	11111-	uuuuu-
107h	PE1	PDRVEN	SDRVEN	PDRVBY	SDRVBY	_	ISPUEN	PWMSTR_PEN	PWMSTR_SEN	0000 -100	0000 -100
108h	MODECON	MSC1	MSC0	RFB	_	_	_	_	_	001	001
109h	ABECON	DIGOEN	DSEL2	DSEL1	DSEL0	DRUVSEL	_	EADIS	ANAOEN	0000 0-00	0000 0-00
10Ah	PCLATH	_	_	_		Write buffer	for upper 5	bits of program cour	iter	0 0000	0 0000
10Bh	INTCON	GIE P	EIE	T0IE	INTE	IOCE	T0IF	INTF	IOCF <sup>(2)</sup>	0000 000x	0000 000u
10Ch	—		Unimplemented – –								-
10Dh	—		Unimplemented							-	-
10Eh	—		Unimplemented							-	-
10Fh	—				Uni	mplemented				-	-
110h	SSPADD				A	ADD<7:0>				0000 0000	0000 0000
111h	SSPBUF			Synchron	ous Serial Port	Receive Buffer	r/Transmit R	egister		XXXX XXXX	սսսս սսսս
112h	SSPCON1	WCOL	SSPOV	SSPEN	CKP			SSPM<3:0>		0000 0000	0000 0000
113h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
114h	SSPCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
115h	SSPMSK1				Ν	/ISK<7:0>				1111 1111	1111 1111
116h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	-	-
117h	SSPADD2				А	DD2<7:0>				0000 0000	0000 0000
118h	SSPMSK2				N	ISK2<7:0>				1111 1111	1111 1111
119h	—		Unimplemented							-	-
11Ah	—				Uni	mplemented				-	-
11Bh	_				Uni	mplemented				_	-
11Ch	_				Uni	mplemented				_	-
11Dh	_				Uni	mplemented				_	-
11Eh	_				Uni	mplemented				-	-
11Fh	_				Uni	mplemented				_	_

MCP19114/5

### TABLE 10-4: MCP19114/5 SPECIAL REGISTERS SUMMARY BANK 2

 Legend:
 — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non power-up) resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: MCLR and WDT reset does not affect the previous value data latch. The IOCF bit will be cleared upon reset but will be set again if the mismatch exists.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Values on all other resets <sup>(1)</sup>
3ank 3	•				•			•			
180h	INDF	A	Addressing this location uses contents of FSR to address data memory (not a physical register)							xxxx xxxx	uuuu uuuu
181h	OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
182h	PCL			Progra	am Counter's (	PC) Least Signi	ficant byte			0000 0000	0000 0000
183h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000g quuu
184h	FSR			Ir	direct data me	mory address p	ointer			xxxx xxxx	<u>uuuu</u> uuuu
185h	IOCA	IOCA7	IOCA6	IOCA5	_	IOCA3	IOCA2	IOCA1	IOCA0	000- 0000	0000 0000
186h	IOCB	IOCB7	IOCB6	IOCB5	IOCB4	_	_	IOCB1	IOCB0	0000 -000	0000 -000
187h	ANSELA	_	_		—	ANSA3	ANSA2	ANSA1	ANSA0	1111	1111
188h	ANSELB	_	—	ANSB5	ANSB4	—	ANSB2	ANSB1	_	11 -11-	11 -11-
189h	—		•		Unim	plemented		•		_	_
18Ah	PCLATH	-	-	—		Write buffer for	upper 5 bits of	program counte	r	0 0000	0 0000
18Bh	INTCON	GIE	PEIE	T0IE	INTE	IOCE	T0IF	INTF	IOCF <sup>(2)</sup>	0000 000x	0000 000u
18Ch	PORTICD <sup>(3)</sup>				In-Circuit De	bug Port Regist	er			xxxxx	uuuuuu
18Dh	TRISICD <sup>(3)</sup>		In-Circuit Debug TRIS Register							1111 0011	1111 0011
18Eh	ICKBUG <sup>(3)</sup>	In-Circuit Debug Register							0000 0000	000u uuuu	
18Fh	BIGBUG <sup>(3)</sup>			Ir	n-Circuit Debug	g Breakpoint Re	gister			0000 0000	uuuu uuuu
190h	PMCON1	—	CALSEL		—	—	WREN	WR	RD	-0000	-0000
191h	PMCON2			Program Mer	nory Control R	egister 2 (not a	physical register	r)			
192h	PMADRL	PMADRL7	PMADRL6	PMADRL5	PMADRL4	PMADRL3	PMADRL2	PMADRL1	PMADRL0	0000 0000	0000 0000
193h	PMADRH	—	—		_	PMADRH3	PMADRH2	PMADRH1	PMADRH0	000	000
194h	PMDATL	PMDATL7	PMDATL6	PMDATL5	PMDATL4	PMDATL3	PMDATL2	PMDATL1	PMDATL0	0000 0000	0000 0000
195h	PMDATH	—	—	PMDATH5	PMDATH4	PMDATH3	PMDATH2	PMDATH1	PMDATH0	00 0000	00 0000
196h	DSTCAL	—	—	_	DSTCAL4	DSTCAL3	DSTCAL2	DSTCAL1	DSTCAL0	x xxxx	u uuuu
197h	RFBTCAL	—	—	RFBCAL5	RFBCAL4	RFBCAL3	RFBCAL2	RFBCAL1	RFBCAL0	xx xxxx	uu uuuu
198h	OSCCAL	—	FCALT6	FCALT5	FCALT4	FCALT3	FCALT2	FCALT1	FCALT1	-xxx xxxx	-uuu uuuu
199h	DCSCAL	—	_	DCSCAL5	DCSCAL4	DCSCAL3	DCSCAL2	DCSCAL1	DCSCAL0	xx xxxx	uu uuuu
19Ah	TTACAL	—	_	_	—	TTA3	TTA2	TTA1	TTA0	xxxx	uuuu
19Bh	BGRCAL	—	—	_	—	BGRT3	BGRT2	BGRT1	BGRT0	xxxx	uuuu
19Ch	VROCAL	—	—	_	VROT4	VROT3	VROT2	VROT1	VROT0	x xxxx	u uuuu
19Dh	_				Unim	plemented				-	-
19Eh	_				Unim	plemented				-	-
19Fh	_				Re	eserved				-	_

- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Legend:

Other (non power-up) resets include MCLR Reset and Watchdog Timer Reset during normal operation. Note 1:

MCLR and WDT reset does not affect the previous value data latch. The IOCF bit will be cleared upon reset but will be set again if the mismatch exists. Only accessible when DBGEN = 0 and ICKBUG<INBUG> = 1. 2:

3:

MCP19114/5

### 10.3.1 OPTION\_REG REGISTER

The OPTION\_REG register is a readable and writable register, w hich c ontains v arious c ontrol b its to configure:

- Timer0/WDT prescaler
- External GPA2/INT interrupt
- •T imer0
- Weak pull-ups on PORTGPA and PORTGPB

### REGISTER 10-2: OPTION\_REG: OPTION REGISTER

Note: To achieve a 1:1 prescaler assignment for Timer0, assign the prescaler to the WDT by s etting PSA b it t o `1' in the OPTION\_REG register. R efer to Section 22.1.3 "Software Programmable Prescaler".

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

Legend:										
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'							
-n = Value at F	POR	x = Bit is unknown	'0' = Bit is cleared							
'1' = Bit is set										
bit 7 RAPU: Port GPx Pull-up Enable bit <sup>(1)</sup>										
		<pull-ups are="" disabled<br=""><pull-ups are="" enabled<="" pre=""></pull-ups></pull-ups>								
bit 6	INTEDG: Inte	errupt Edge Select bit								
		= Interrupt on rising edge of INT pin								
	1 = Interrupt	on falling edge of INT pir	1							
bit 5		Clock Source Select bit								
	1 = Transition on TOCKI pin									
		nstruction cycle clock								
bit 4	TOSE: TMR0	Source Edge Select bit								
<ul> <li>1 = Increment on high-to-low transition on T0CKI pin</li> <li>0 = Increment on low-to-high transition on T0CKI pin</li> </ul>										
bit 3	PSA: Presca	ler Assignment bit								
	1 = Prescale	er is assigned to WDT								
	0 = Prescale	er is assigned to the Time	r0 module							

bit 2-0 **PS<2:0>:** Prescaler Rate Select bits


Bit Value	TMR0 Rate	WDT Rate		
000	1: 2	1: 1		
001	1: 4	1: 2		
010	1: 8	1: 4		
011	1: 16	1: 8		
100	1: 32	1: 16		
101	1: 64	1: 32		
110	1: 128	1: 64		
111	1: 256	1: 128		

**Note 1:** Individual WPUx bit must also be enabled.

# 10.4 PCL and PCLATH

The Program Counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is clear ed. Figure 10-3 s hows the two situations for loading the PC: the upper example shows how the PC is loaded on a write to PCL (PCLATH <4:0>  $\rightarrow$  PCH), while the lower example in Figure 10-3 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

### FIGURE 10-3: PROGRAM COUNTER (PC) LOADING IN DIFFERENT SITUATIONS



# 10.4.1 MODIFYING PCL REGISTER

Executing any instruction with the PCL register as the destination s imultaneously c auses the Pro gram Counter PC <12:8> bits (PC H) to be replaced by the contents of the PCLATH register. This allows the entire contents of the er ogram c ounter to be c hanged b y writing the desired upper 5 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 13 bits of the program counter will change to the values contained in the PCLATH register.

# 10.4.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). Care should be exercised when jum ping into a loo k-up t able or program branch table (computed GOTO) by mo difying the PCL register. Assuming that PCLATH is set to the table start address, if the table length is greater than 255 instructions or if the lower 8 bits of the memory address roll over from 0xFFh to 0X00h in the middle of the table, then PCLATH must be incremented for each address ro llover that to ccurs be tween the t able beginning and the table location within the table.

For more information, refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

# 10.4.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the ope rand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

# 10.4.4 STACK

The M CP19114/5 ha ve an 8-level x 13-bit w ide hardware stack (refer to Figure 10-1). The stack space is n ot part of ei ther program or d ata s pace and th e Stack P ointer is not readable or writable. The PC is PUSHed onto the s tack w hen CALL ins truction i s executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction ex ecution. PC LATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the 9<sup>th</sup> push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1:	There are no Status bits to indicate Stack Overflow or Stack Underflow conditions.
2:	There are no in structions/mnemonics called PUSH or POP. These are actions that occur f rom the ex ecution of the CALL, RETURN, RETLW and RETFIE instructions o rt he vectoring t o a n interrupt address.

# 10.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.


Indirect addressing is po ssible by us ing the IN DF register. Any in struction using the IN DF register actually accesses data pointed to by the File Select Register (FS R). R eading INDF i tself i ndirectly will produce 0 0h. W riting t o the INDF register d irectly results in a no operation (although Status bits may be affected). An e ffective 9-bit add ress is obtained by concatenating the 8-bit FSR and the I RP bit in the STATUS register, as shown in Figure 10-4.

A simple program to clear RAM location 40h-7Fh using indirect addressing is shown in Example 10-3.



	MOVLW	0x40	;initialize pointer		
	MOVWF	FSR	;to RAM		
NEXT	CLRF	INDF	;clear INDF register		
	INCF	FSR	;inc pointer		
	BTFSS	FSR,7	;all done?		
	GOTO	NEXT	;no clear next		
CONTINUE			;yes continue		





# 11.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Word, Code Protection and Device ID.

### 11.1 Configuration Word

There are several Configuration Word bits that allow different timers to be enabled and memory protection options. These are im plemented as C onfiguration Word at 2007h.

### REGISTER 11-1: CONFIG: CONFIGURATION WORD

Note: The DBGEN bit in C onfiguration W ord is managed a utomatically by de vice development t ools, including de buggers and pr ogrammers. F or normal de vice operation, this bit should be maintained as a ' 1'. D ebug is available on ly on the MCP19115.

		R/P-1	U-1	R/P-1	R/P-1	U-1	R/P-1
		DBGEN	—	WRT1	WRT0	_	BOREN
		bit 13					bit 8
U-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1	U-1	U-1
_	CP	MCLRE	PWRTE	WDTE	—	_	_
bit 7							bit 0
<u> </u>							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is			nown

bit 13	DBGEN: ICD Debug bit
	1 = ICD debug mode disabled
	0 = ICD debug mode enabled
bit 12	Unimplemented: Read as '0'
bit 11-10	WRT<1:0>: Flash Program Memory Self Write Enable bit
	11 = Write protection off
	10 = 000h to 3FFh write protected, 400h to FFFh may be modified by PMCON1 control
	01 = 000h to 7FFh write protected, 800h to FFFh may be modified by PMCON1 control 00 = 000h to FFFh write protected, entire program memory is write protected.
bit 9	Unimplemented: Read as '0'
bit 8	BOREN: Brown-out Reset Enable bit
DILO	1 = BOR disabled during Sleep and Enabled during operation
	0 = BOR disabled during cleep and Enabled during operation0 = BOR disabled
bit 7	Unimplemented: Read as '0'
bit 6	<b>CP</b> : Code Protection
DILO	1 = Program memory is not code protected
	0 = Program memory is external read and write protected
bit 5	MCLRE: MCLR Pin Function Select
bito	1 = MCLR pin is MCLR function and weak internal pull-up is enabled
	$0 = \overline{\text{MCLR}}$ pin is alternate function, $\overline{\text{MCLR}}$ function is internally disabled
bit 4	<b>PWRTE</b> : Power-up Timer Enable bit <sup>(1)</sup>
	1 = PWRT disabled
	0 = PWRT enabled
bit 3	WDTE: Watchdog Timer Enable bit
	1 = WDT enabled
	0 = WDT disabled
bit 2-0	Unimplemented: Read as '0'
Note 1:	Bit is reserved and not controlled by user.

# 11.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Internal access to the program memory is unaffected by any code protection setting.

### 11.2.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external re ads and w rites by t he  $\overline{CP}$  bit in th e Configuration Word. When  $\overline{CP} = 0$ , external reads and writes of program memory are inhibited and a read will return all  $0^{\circ}$ . The CPU can continue to read program memory, regardless of the protection bits ettings. Writing the program memory is dependent upon the write protection setting. Refer to Section 11.3 "Write Protection" for more information.

### 11.3 Write Protection

Write protection allows the device to be protected from unintended se If-writes. Ap plications, su ch as bo ot loader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in the Configuration Word define the size of the program memory block that is protected.

### 11.4 ID Locations

Four me mory loc ations (200 0h - 2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are read able and writable during Program/Verify mode. O nly the Least Si gnificant 7 bits of the ID locations are reported when using MPLAB Integrated Development Environment (IDE).

# 12.0 OSCILLATOR MODES

The MC P19114/5 h ave one os cillator co nfiguration which is an 8 MHz internal oscillator.

### 12.1 Internal Oscillator (INTOSC)

The Int ernal O scillator module provides a system clock source of 8 MHz. The frequency of the internal oscillator can be trimmed with a calibration value in the OSCTUNE register.

### 12.2 Oscillator Calibration

The 8 MHz internal oscillator is factory-calibrated. The factory ca libration values reside in the read-only CALWD6 register. These values must be read from the CALWD6 register and stored in the OSCCAL register. Refer to **Section 17.0** "**Flash P rogram Memory Control**" for the pro cedure on read ing the pro gram memory.

Note:	The FC AL<6:0> bi ts i n th e C ALWD6
	register must be written into the OSCCAL
	register to calibrate the internal oscillator.

### 12.3 Frequency Tuning in User Mode

In add ition to the fac tory ca libration, the b ase frequency can be tuned in the user's application. This frequency tuning capability allows the user to deviate from the fac tory-calibrated frequency. The user can tune th e frequency by w riting to the O SCTUNE register (refer to Register 12-1).

### REGISTER 12-1: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0 U-0		U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 **Unimplemented:** Read as '0'

### 12.3.1 OSCILLATOR DELAY UPON POWER-UP, WAKE-UP AND BASE FREQUENCY CHANGE

In applications where the OSCTUNE register is used to shift the freq uency of the in ternal os cillator, the application should not expect the f requency of the internal oscillator to stabilize immediately. In this case, the frequency m ay s hift gra dually toward the new value. The time for this frequency shift is less than eight cycles of the base frequency.

On po wer-up, the dev ice is held in reset by the power-up time if the power-up timer is enabled.

Following a w ake-up from Slee p mode or PO R, an internal delay of ~10  $\mu$ s is invoked to allow the memory bias to stabilize before program execution can begin.

TABLE 12-1:	SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES
-------------	----------------------------------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCTUNE			_	TUN4	TUN3	TUN2	TUN1	TUN0	81

**Legend:** — = unimplemented locations, read as '0'. Shaded cells are not used by clock sources.

### TABLE 12-2: SUMMARY OF CONFIGURATION WORD ASSOCIATED WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	_	_	_	_	_	_	62
CONFIG6	7:0	_	FCAL6	FCAL5	FCAL4	FCAL3	FCAL2	FCAL1	FCAL0	02

**Legend:** — = unimplemented locations, read as '0'. Shaded cells are not used by clock sources.

# 13.0 RESETS

The reset logic is used to place the MCP19114/5 into a known st ate. The s ource of the reset c an b e determined by using the device status bits.

There are multiple ways to reset these devices:

- · Power-on Reset (POR)
- Overtemperature Reset (OT)
- MCLR Reset
- WDT Reset
- Brown-out Reset (BOR)

To a llow  $V_{\text{DD}}$  to stabilize, an optional power-up timer can be enabled to extend the Reset time after a POR event.

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:


- · Power-on Reset
- •M CLR Reset
- MCLR Reset during Sleep
- WDT Reset
- · Brown-out Reset

WDT (Watchdog T imer) w ake-up do es n ot ca use register resets in the same manner as a WDT Reset, since wake-up is viewed as the resumption of normal operation.  $\overline{TO}$  and  $\overline{PD}$  bits are set or cleared differently in different Reset situations, as indicated in Table 13-1. The s oftware can u se th ese bits to determine th e nature of the Res et. Refer to Table 13-2 for a full description of Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 13-1.

The MCLR Reset path has a noise filter to detect and ignore small pul ses. R efer to Section 5.0 " Digital Electrical C haracteristics" fo r pul se-width specifications.

### FIGURE 13-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



### TABLE 13-1: TIME-OUT IN VARIOUS SITUATIONS

Powe	Wake-up from	
<b>PWRTE</b> = 0	PWRTE = 1	Sleep
T <sub>PWRT</sub>	_	—

POR	BOR	то	PD	Condition
0	x	1	1	Power-on Reset
u	0	1	1	Brown-out Reset
u	u	0	u	WDT Reset
u	u	0	0	WDT Wake-up
u	u	u	u	MCLR Reset during normal operation
u	u	1	0	MCLR Reset during Sleep

### TABLE 13-2: STATUS/PCON BITS AND THEIR SIGNIFICANCE

**Legend:** u = unchanged, x = unknown

### 13.1 Power-on Reset (POR)

The on-chip POR circuit holds the c hip in Reset until  $V_{DD}$  has reached a high en ough l evel for proper operation. To t ake a dvantage of the POR, s imply connect the MCLR pin through a resistor to  $V_{DD}$ . This will eliminate external RC components usually needed to create Power-on Reset.

Note:	The POR circuit does n ot p roduce an
	internal R eset w hen V <sub>DD</sub> de clines. T o
	re-enable the POR, $V_{DD}$ must reach $V_{SS}$
	(A <sub>GND</sub> ) for a minimum of 100 µs.

When the dev ice s tarts n ormal o peration (e xits th e Reset condition), device ope rating p arameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure proper operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

# 13.2 MCLR


MCP19114/5 have a noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

Voltages app lied to the  $\overline{M}$  CLR p in t hat e xceed i ts specification can result in both  $\overline{M}$  CLR Re sets and excessive c urrent b eyond the dev ice s pecification during the ESD e vent. For this reas on, Microchip recommends that the  $\overline{M}$  CLR p in n o l onger be t ied directly to V<sub>DD</sub>. The use of a R esistor-Capacitor (RC) network, as shown in Figure 13-2, is suggested.

An internal  $\overline{\text{MCLR}}$  option is enabled by clearing the MCLRE bit in the CONFIG register. When MCLRE = 0, the R eset si gnal t o th <u>e c hip</u> is generated in ternally. When MCLRE = 1, the MCLR pin becomes an external Reset input. In this mode, the MCLR pin has a weak pull-up to V<sub>DD</sub>.


### FIGURE 13-2: RECOMMENDED MCLR CIRCUIT



# 13.3 Brown-out Reset (BOR)

The BOREN bit <8> in the CONFIG register enables or disables the BOR mode, as defined in the CONFIG register. A b rown-out o ccurs w hen V <sub>DD</sub> fal Is bel ow V<sub>BOR</sub> for greater than 100 µs minimum. On any Reset (Power-on, Brown-out, Watchdog Timer, etc.), the chip will remain in Reset until V<sub>DD</sub> rises above V<sub>BOR</sub> (refer to Figure 13-3). If enabled, the Power-up Timer will be invoked by the Reset and will keep the chip in Reset an additional 64 ms.

Note: The Pow er-up T imer is enabled by the  $\overrightarrow{PWRTE}$  bit in the CONFIG register. If V<sub>DD</sub> drops be low V <sub>BOR</sub> w hile th e Powe r-up Timer is running, the chip will go back into a Brow n-out R eset and the Power-up Timer will be re-initialized. Once the V<sub>DD</sub> rises above V<sub>BOR</sub>, the Power-up Timer will execute a 64 ms reset.



### 13.4 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on po wer-up only, from POR Res et. The Power-up T imer operates f rom an internal RC oscillator. The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the  $V_{DD}$  to rise to a n acceptable I evel. A bit (P WRTE) in the CONFIG register can d isable (if s et) or enable (if c leared or programmed) the Power-up Timer.

The Power-up Timer delay will vary from chip to chip due to:

- V<sub>DD</sub> variation
- Temperature variation
- Process variation

Note:	Voltage s pikes below V $_{SS}$ at the MC LR pin, inducing currents greater than 80 mA,
	may ca use la tch-up. Th us, a s eries
	resistor of 50-100 $\Omega$ should be used when
	applying a "lo w" level to the MC LR pin,
	rather than pulling this pin directly to $V_{\mbox{\scriptsize SS}}.$

The Power-up Timer optionally delays device execution after a POR event. This timer is typically used to allow  $V_{\text{DD}}$  to stabilize before all owing the device t o st art running.

The Power-up Timer is controlled by the  $\overline{\mathsf{PWRTE}}$  bit in the CONFIG register.

### 13.5 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to ind icate t he W DT R eset. Refer to **Section 16.0** "**Watchdog T imer (WD T)**" for m ore information.

### 13.6 Start-up Sequence

Upon the release of a PO R, the following must occur before the device begins executing:

- Power-up Timer runs to completion (if enabled)
- · Oscillator start-up timer runs to completion
- •M CLR must be released (if enabled)

The total time-out will vary based on PWRTE bit status. For example, with PWRTE bit erased (PWRT disabled), there w ill be no t ime-out at all. Figures 13-4, 13-5 and 13-6 depict time-out sequences.

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, the time-outs will expire. Then, bringing  $\overline{\text{MCLR}}$  high w ill begin executi on immediately (refer to Figure 13-5). This is useful for testing purposes or to synchronize more than one MC P19114/5 device operating in parallel.

#### 13.6.1 POWER CONTROL (PCON) REGISTER

The Power Control (PCON) register (address 8Eh) has two Status bits to indicate what type of Reset occurred last.




FIGURE 13-5: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 2





FIGURE 13-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD)



### 13.7 Determining the Cause of a Reset

Upon an y R eset, multiple bits in the ST ATUS and PCON register are updated to indicate the cause of the Reset. T ables 13-3 and 13-4 s how the R eset conditions of these registers.

# TABLE 13-3:RESET STATUS BITS AND<br/>THEIR SIGNIFICANCE

POR	BOR	то	PD	Condition
0	х	1	1	Power-on Reset
u	0	1	1	Brown-out Reset
u	u	0	u	WDT Reset
uu		0	0	WDT Wake-up from Sleep
uu		1	0	Interrupt Wake-up from Sleep
uu		u	u	MCLR Reset during normal operation
u	u	1	0	MCLR Reset during Sleep
0	u	0	х	Not allowed. $\overline{\text{TO}}$ is set on POR.
0	u	x	0	Not allowed. $\overline{PD}$ is set on POR.

TABLE 13-4: RESET CONDITION FOR SPECIAL REGISTERS (NOTE 2)	<b>TABLE 13-4</b> :	<b>RESET CONDITION FOR SPECIAL REGISTERS (Note 2)</b>
------------------------------------------------------------	---------------------	-------------------------------------------------------

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	0001 1xxx	Ou
Brown-out Reset	0000	0001 1xxx	u0
MCLR Reset during normal operation	0000h	000u uuuu	uu
MCLR Reset during Sleep	0000h	0001 Ouuu	uu
WDT Reset	0000h	0000 uuuu	uu
WDT Wake-up from Sleep	PC + 1	uuu0 0uuu	uu
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	uuul Ouuu	uu

**Legend:** u = unchanged, x = unknown, – = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

2: If a Status bit is not implemented, that bit will be read as '0'.

## 13.8 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)

The PCON register bits are shown in Register 13-1.

### REGISTER 13-1: PCON: POWER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
_	—	_	-		_	POR	BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 1 **POR:** Power-on Reset Status bit

- 1 = No Power-on Reset occurred
- 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
- bit 0 Unimplemented: Read as '0'

### TABLE 13-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PCON		_	_		_		POR	BOR	89
STATUS	IPR	RP1	RP0	TO	PD	Z	DC	С	69

**Legend:** — = unimplemented bit, read as '0'. Shaded cells are not used by Resets.

**Note 1:** Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

# MCP19114/5

NOTES:

# 14.0 INTERRUPTS

The MCP19114/5 have multiple sources of interrupt:

- External Interrupt (INT pin)
- · Interrupt-On-Change (IOC) Interrupts
- Timer0 Overflow Interrupt
- Timer1 Overflow Interrupt
- Timer2 Match Interrupt
- ADC Interrupt
- System Input Undervoltage Error
- System Input Overvoltage Error
- SSP
- BCL
- · Desaturation Detection
- Gate Drive UVLO
- · Capture/Compare 1
- Capture/Compare 2
- Overtemperature

The I nterrupt Control (I NTCON) register and the Peripheral In terrupt Re quest (PIRx) re gisters re cord individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

The Global Interrupt Enable bit, GIE, in the INTCON register, en ables (if s et) all un masked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through the ir corresponding en able bits in the INTCON register and PIEx registers. GIE is cleared on Reset.

When an interrupt is serviced, the following actions occur automatically:

- · The GIE is cleared to disable any further interrupt
- · The return address is pushed onto the stack
- · The PC is loaded with 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before e xiting t he ISR t o avoid r epeated interrupts. Because the GIE bit is cleared, any interrupt that oc curs while executing the ISR will be recorded through it s interrupt flag but w ill not ca use the processor to redirect to the interrupt vector.

- Note 1: Individual int errupt fla g bi ts are s et, regardless of the st atus o f th eir corresponding mask bit or the GIE bit.
  - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are i gnored. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the sa ved context from the shadow registers and setting the GIE bit.

For add itional in formation on a s pecific interrupt's operation, refer to its peripheral chapter.

### 14.1 Interrupt Latency


For external interrupt events, such as the INT p in or PORTGPx change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (refer to Figure 14-2). The latency is the same for one- or two-cycle instructions.

### 14.2 GPA2/INT Interrupt


The e xternal i nterrupt on the G PA2/INT pin i s edge-triggered, either on the rising edge, if the INTEDG bit in the OPTION\_REG register is set, or the falling edge, if the INTEDG bit is clear. When a v alid edge appears on the GPA2/INT p in, the I NTF bit in the INTCON register is set. This interrupt can be disabled by clearing the INTE control bit in the INTCON register. The I NTF b it must be cleared by software in th e Interrupt Se rvice R outine before re -enabling thi s interrupt. The G PA2/INT in terrupt can w ake up th e processor from Sleep, if the INTE bit was set prior to going into Sleep. Refer to Section 15.0 "Power-Down Mode (Sleep)" for details on Sleep and Section 15.1 "Wake-up from Slee p" for tim ing of w ake-up from Sleep through GPA2/INT interrupt.

Note: The ANSEL register must be initialized to configure an an alog channel as a digital input. Pin s c onfigured a s an alog i nputs will re ad `0' and ca nnot gen erate an interrupt.

# MCP19114/5



### FIGURE 14-2: INT PIN INTERRUPT TIMING



5: INTF is enabled to be set any time during the Q4-Q1 cycles.

### 14.3 Interrupt Control Registers

### 14.3.1 INTCON REGISTER

The IN TCON reg ister is a rea dable and w ritable register, that contains the various enable and flag bits for the TMR0 r egister overflow, i nterrupt-on-change and external INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, in the INTCON register. The us er's sof tware should ens ure the appropriate in terrupt fl ag bits a re cl ear prior to enabling an interrupt.

### REGISTER 14-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-x						
GIE	PEIE	T0IE	INTE	IOCE	T0IF	INTF	IOCF
bit 7							bit 0

Legend:				
R = Readable bit	adable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	<b>GIE:</b> Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupts
bit 6	<b>PEIE:</b> Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	<b>T0IE:</b> TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt
bit 4	INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt
bit 3	IOCE: Interrupt-on-Change Enable bit <sup>(1)</sup> 1 = Enables the interrupt-on-change 0 = Disables the interrupt-on-change
bit 2	<b>TOIF:</b> TMR0 Overflow Interrupt Flag bit <sup>(2)</sup> 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow
bit 1	<b>INTF:</b> External Interrupt Flag bit 1 = The external interrupt occurred (must be cleared in software) 0 = The external interrupt did not occur
bit 0	<ul> <li>IOCF: Interrupt-on-Change Interrupt Flag bit</li> <li>1 = When at least one of the interrupt-on-change pins changed state</li> <li>0 = None of the interrupt-on-change pins have changed state</li> </ul>
Note 1: 2:	IOCx registers must also be enabled. T0IF bit is set when TMR0 rolls over. TMR0 is unchanged on Reset and should be initialized before

2: T0IF bit is set when TMR0 rolls over. TMR0 is unchanged on Reset and should be initialized before clearing T0IF bit.

# MCP19114/5

### 14.3.1.1 PIE1 Register

The PI E1 re gister contains the Pe ripheral In terrupt Enable bits, as shown in Register 14-2.

# **Note 1:** Bit PEIE in the INTCON register must be set to enable any peripheral interrupt.

### REGISTER 14-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIE	BCLIE	SSPIE	CC2IE	CC1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:				
R = Reada	able bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	Unimple	nented: Read as '0'		
bit 6	ADIE: AD	C Interrupt Enable bit		
		les the ADC interrupt bles the ADC interrupt		
bit 5		ISSP Bus Collision Interrup		
		oles the MSSP Bus Collision oles the MSSP Bus Collision		
bit 4		vnchronous Serial Port (MS	•	
	1 = Enab	les the MSSP interrupt	, ,	
	0 = Disal	bles the MSSP interrupt		
bit 3	CC2IE: C	apture2/Compare2 Interrup	t Enable bit	
		les the Capture2/Compare2 bles the Capture2/Compare		
bit 2	CC1IE: C	apture1/Compare1 Interrup	t Enable bit	
		les the Capture1/Compare bles the Capture1/Compare		
bit 1	TMR2IE:	Timer2 Interrupt Enable		
	1 = Enat	les the Timer2 interrupt		
	0 = Disal	ples the Timer2 interrupt		
bit 0		Timer1 Interrupt Enable		
		les the Timer1 interrupt		
	0 = Disal	ples the Timer1 interrupt		

### 14.3.1.2 PIE2 Register

The PI E2 re gister contains the Pe ripheral In terrupt Enable bits, as shown in Register 14-3.

**Note 1:** Bit PEIE in the INTCON register must be set to enable any peripheral interrupt.

### REGISTER 14-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CDSIE	—	—	OTIE	OVIE	DRUVIE	OVLOIE	UVLOIE
bit 7							bit 0

Legend:				
R = Readable bit	bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	<b>CDSIE:</b> Desaturation Detection Interrupt Enable bit 1 = Enables the DESAT Detect interrupt 0 = Disables the DESAT Detect interrupt
bit 6-5	Unimplemented: Read as '0'
bit 4	<ul> <li>OTIE: Overtemperature Interrupt Enable bit</li> <li>1 = Enables overtemperature interrupt</li> <li>0 = Disables overtemperature interrupt</li> </ul>
bit 3	OVIE: V <sub>OUT</sub> Overvoltage Interrupt Enable bit 1 = Enables the OV interrupt 0 = Disables the OV interrupt
bit 2	<b>DRUVIE:</b> Gate Drive Undervoltage Lockout Interrupt Enable bit 1 = Enables Gate Drive UVLO interrupt 0 = Disables Gate Drive UVLO interrupt
bit 1	<b>OVLOIE:</b> V <sub>IN</sub> Overvoltage Lockout Interrupt Enable bit 1 = Enables OVLO interrupt 0 = Disables OVLO interrupt
bit 0	<b>UVLOIE:</b> V <sub>IN</sub> Undervoltage Lockout Interrupt Enable bit 1 = Enables UVLO interrupt 0 = Disables UVLO interrupt

# MCP19114/5

### 14.3.1.3 PIR1 Register

The PIR 1 register contains the Peripheral In terrupt Flag bits, as shown in Register 14-4.

Note 1: Interrupt fl ag b its are se t w hen an interrupt condition occurs, regardless of the state of its corresponding en able b it or the G lobal En able b it, GIE, i n the INTCON regi ster. The user's software should e nsure th e ap propriate i nterrupt flag b its are cle ar p rior t o en abling an interrupt.

### REGISTER 14-4: PIR1: PERIPHERAL INTERRUPT FLAG REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIF	BCLIF	SSPIF	CC2IF	CC1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	ADIF: ADC Interrupt Flag bit
	<ul><li>1 = ADC conversion complete</li><li>0 = ADC conversion has not completed or has not been started</li></ul>
bit 5	BCLIF: MSSP Bus Collision Interrupt Flag bit
	<ul><li>1 = Interrupt is pending</li><li>0 = Interrupt is not pending</li></ul>
bit 4	SSPIF: Synchronous Serial Port (MSSP) Interrupt Flag bit
	<ul><li>1 = Interrupt is pending</li><li>0 = Interrupt is not pending</li></ul>
bit 3	CC2IF: Capture2/Compare2 Interrupt Flag bit
	<ul><li>1 = Capture or Compare has occurred</li><li>0 = Capture or Compare has not occurred</li></ul>
bit 2	CC1IF: Capture1/Compare1 Interrupt Flag bit
	<ul><li>1 = Capture or Compare has occurred</li><li>0 = Capture or Compare has not occurred</li></ul>
bit 1	TMR2IF: Timer2 to PR2 Match Interrupt Flag
	<ul><li>1 = Timer2 to PR2 match occurred (must be cleared in software)</li><li>0 = Timer2 to PR2 match did not occur</li></ul>
bit 0	TMR1IF: Timer1 Interrupt Flag
	<ul><li>1 = Timer1 rolled over (must be cleared in software)</li><li>0 = Timer1 has not rolled over</li></ul>

### 14.3.1.4 PIR2 Register

The PIR 2 register contains the Peripheral In terrupt Flag bits, as shown in Register 14-3.

Note 1: Interrupt fl ag b its are set w hen an interrupt condition occurs, regardless of the state of its corresponding enable bit or the G lobal En able b it, GIE, in the INTCON register. The user's software should e nsure th e ap propriate in terrupt flag b its are cle ar p rior t o en abling an interrupt.

### REGISTER 14-5: PIR2: PERIPHERAL INTERRUPT FLAG REGISTER 2

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CDSIF	—	—	OTIF	OVIF	DRUVIF	OVLOIF	UVLOIF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<b>CDSIF:</b> DESAT Detect Interrupt Flag bit 1 = Normal Operation (CDSPOL = 0, CDSINTP = 0, CDSINTN = 1)
	0 = Desaturation Detection has occurred
bit 6-5	Unimplemented: Read as '0'
bit 4	OTIF: Overtemperature Interrupt Flag bit
	<ul><li>1 = Overtemperature event has occurred</li><li>0 = Overtemperature event has not occurred</li></ul>
bit 3	OVIF: Overvoltage Interrupt Flag bit
	<ul> <li>1 =V OUT has exceeded the level defined by OV_REF</li> <li>0 =V OUT is below level defined by OV_REF</li> </ul>
bit 2	DRUVIF: Gate Drive Undervoltage Lockout Interrupt Flag bit
	1 = Gate Drive Undervoltage Lockout has occurred
	0 = Gate Drive Undervoltage Lockout has not occurred
bit 1	OVLOIF: VIN Overvoltage Lockout Interrupt Flag bit
	1 =V IN has exceeded the level defined by OVLO_DAC
	0 =V IN is below level defined by OVLO_DAC
bit 0	UVLOIF: VIN Undervoltage Lockout Interrupt Flag bit
	1 =V IN is below level defined by UVLO_DAC
	0 =V IN is above level defined by UVLO_DAC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE PE	E	TOIE	INTE	IOCE	T0IF	INTF	IOCF	93
OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	76
PIE1	—	ADIE	BCLIE	SSPIE	CC2IE	CC1IE	TMR2IE	TMR1IE	94
PIE2	CDSIE	_	—	OTIE	OVIE	DRUVIE	OVLOIE	UVLOIE	95
PIR1	_	ADIF	BCLIF	SSPIF	_	_	TMR2IF	TMR1IF	96
PIR2	CDSIF	_	_	OTIF	OVIF	DRUVIF	OVLOIF	UVLOIF	97

### TABLE 14-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented locations, read as '0'. Shaded cells are not used by Interrupts.

### 14.4 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and ST ATUS registers). This must be implemented in software.

Temporary h olding reg isters W\_TE MP an d STATUS\_TEMP should be placed in the last 16 bytes of GPR (refer to Figure 10-3). These 16 locations are common to all banks and do not require banking. This makes c ontext save and re store operations s impler. The code shown in Example 14-1 can be used to:

- · Store the W register
- · Store the STATUS register
- · Execute the ISR code
- · Restore the Status (and Bank Select Bit) register
- · Restore the W register

**Note:** The MCP19114/5 d o not r equire s aving the PCL ATH. Ho wever, if co mputed GOTOS are us ed in both the ISR and the main code, the PC LATH must be s aved and restored in the ISR.

#### EXAMPLE 14-1: SAVING STATUS AND W REGISTERS IN RAM

	W_TEMP	;Copy W to TEMP register
SWAPF	STATUS,W	;Swap status to be saved into W ;Swaps are used because they do not affect the status bits
MOVWF :	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:(ISR)		;Insert user code here
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W ;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

# 15.0 POWER-DOWN MODE (SLEEP)

The Power-Down m ode is entered by executing a SLEEP instruction.

Upon entering Sle ep mode, the following conditions exist:

- 1. WDT will be cl eared but keeps run ning, if enabled for operation during Sleep.
- 2. PD bit in the STATUS register is cleared.
- 3. TO bit in the STATUS register is set.
- 4. CPU clock is disabled.
- 5. The ADC is inoperable due to the absence of the 4V LDO power (AV<sub>DD</sub>).
- I/O p orts ma intain the s tatus th ey had before SLEEP w as executed (d riving h igh, I ow or high-impedance).
- 7. Resets ot her t han WD T a re n ot aff ected by Sleep mode.
- 8. Analog Circuit power (AV<sub>DD</sub>) is removed during Sleep mode.

Refer to in dividual ch apters for m ore det ails o n peripheral operation during Sleep.

To m inimize cu rrent c onsumption, t he f ollowing conditions should be considered:

- I/O pins should not be floating.
- External circuitry sinking current from I/O pins.
- · Internal circuitry sourcing current from I/O pins.
- Current draw from pins with internal weak pull-ups.
- · Modules using Timer1 oscillator.

I/O p ins that are hig h-impedance in puts s hould b e pulled to  $V_{DD}$  or GN D externally to avoid s witching currents caused by floating inputs.

The SLEEP instruction removes power from the analog circuitry. AV<sub>DD</sub> is shut down to minimize current draw in Sleep mo de and to m aintain a s hutdown current of 50  $\mu$ A ty pical. Th e 5V L DO (V<sub>DD</sub>) v oltage dro ps to 2.5V – 3V in S leep mo de. The en able state of t he analog circuitry does not change with the execution of the SLEEP instruction.

### 15.1 Wake-up from Sleep

The device can wake up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. POR Reset
- 3. Watchdog Timer, if enabled
- 4. Any external interrupt
- 5. Interrupts by pe ripherals capable of run ning during Sleep (see individual peripheral for more information)

The first two events will cause a device reset. The last three events are considered a continuation of program execution. To de termine w hether a d evice reset or wake-up event oc curred, refe r to Section 13.7 "Determining the Cause of a Reset".

The following peripheral interrupts can wake the device from Sleep:

- 1. Interrupt-on-change
- 2. External Interrupt from INT pin

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. F or the device t o wake up through an interrupt event, the corresponding interrupt e nable b it m ust be enabled. W ake-up w ill occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP i nstruction and w ill then c all the In terrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.


### 15.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as an NOP
  - WDT and WDT prescaler will not be cleared
  - TO bit in the STATUS register will not be set
  - PD bit in the STATUS register will not be cleared

- If the interrupt occurs **during or after** the execution of a **SLEEP** instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit in the STATUS register will be set
  - PD bit in the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as an NOP.



### FIGURE 15-1: WAKE-UP FROM SLEEP THROUGH INTERRUPT

TABLE 15-1	SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	T0IE	INTE	IOCE	T0IF	INTF	IOCF	93
IOCA	IOCA7	IOCA6	IOCA5	_	IOCA3	IOCA2	IOCA1	IOCA0	120
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	—	—	IOCB1	IOCB0	120
PIE1	_	ADIE	BCLIE	SSPIE	CC2IE	CC1IE	TMR2IE	TMR1IE	94
PIE2	CDSIE	—	_	OTIE	OVIE	DRUVIE	OVLOIE	UVLOIE	95
PIR1	_	ADIF	BCLIF	SSPIF	CC2IF	CC1IF	TMR2IF	TMR1IF	96
PIR2	CDSIF	_	_	OTIF	OVIF	DRUVIF	OVLOIF	UVLOIF	97
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	69

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used in Power-down mode.

# 16.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a free running timer. The WDT is enabled by setting the WD TE b it in the C ONFIG register (default setting).

During normal operation, a WDT time-out generates a device reset. If the device is in Sleep mode, a W DT time-out causes the device to wake up and continue with normal operation.

The WDT can be permanently disabled by clearing the WDTE bit in the CO NFIG register. Refer to **Section 11.1 "C onfiguration Word"** f or more information.

### 16.1 Watchdog Timer (WDT) Operation

During normal operation, a WDT time-out generates a device reset. If the device is in Sleep mode, a W DT time-out causes the device to wake up and continue with nor mal ope ration; th is is kn own as a WD T wake-up. The WDT can be permanently disabled by clearing the WDTE configuration bit.

The p ostscaler a ssignment i s fully u nder s oftware control and can be changed during program execution.

### 16.2 WDT Period

The WDT has a nominal time-out period of 18 ms (with no pre scaler). T het ime-out pe riods vary w ith temperature,  $V_{DD}$  and process variations from part to part (refer to Table 5-3). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION\_REG register. Thus, time-out periods up to 2.3 seconds can be realized.


The CLRWDT and SLEEP in structions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device reset.

The  $\overline{\text{TO}}$  bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

### 16.3 WDT Programming Considerations

Under wors t-case co nditions (i.e.,  $V_{DD}$  = Minimum, Temperature = Maximum, Maximum WDT prescaler), it may take se veral s econds be fore a WDT time-out occurs.





# MCP19114/5

### TABLE 16-1: WDT STATUS

Conditions	WDT
WDTE = 0	
CLRWDT Command	Cleared
Exit Sleep	

### TABLE 16-2: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7B	it 6B	it 5B	it 4B	it 3B	it 2B	it 1B	it O	Register on Page
OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS<2:0>		76	

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: Refer to Register 11-1 for operation of all the bits in the CONFIG register.

### TABLE 16-3: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	—	DEBUG	_	WRT1	WRT0	_	BOREN	79
CONFIG	7:0		СР	MCLRE	PWRTE	WDTE				

Legend: — = unimplemented location, read as '1'. Shaded cells are not used by Watchdog Timer.

# 17.0 FLASH PROGRAM MEMORY CONTROL

The Flash program memory is readable and writable during normal operation (full  $V_{IN}$  range). This memory is no t di rectly ma pped i n t he r egister f ile s pace. Instead, it is indirectly addressed through the Special Function Registers (refer to Registers 17-1 to 17-5). There are si x SFR s us ed to read a nd w rite thi s memory:

- PMCON1
- PMCON2
- PMDATL
- PMDATH
- PMADRL
- PMADRH

When int erfacing th e pr ogram m emory bl ock, th e PMDATL a nd PMDATH reg isters form a tw o-byte word, which holds the 14-bit data for read/write, and the PMADRL and PMADRH registers form a two-byte word, which holds th e 13-bit a ddress of the FLASH location be ing ac cessed. The se dev ices hav e 4k words of program Flash with an ad dress range from 0000h to 0FFFh.

The program memory allows single-word read and a by fo ur-word w rite. A fou r-word w rite a utomatically erases the row of the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase vol tages are gen erated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

When the de vice is c ode-protected, th e C PU may continue to read and write the Flash program memory.

Depending o n th e s ettings o f th e FI ash Pro gram Memory Enable (WRT<1:0>) bits, the device may or may not be able to write certain blocks of the program memory; however, reads of the program memory are allowed.

When the Flash Progr am M emory C ode Protection  $\overline{(CP)}$  b it is enabled, the program memory is code-protected and the device programmer (ICSP) cannot access data or program memory.

### 17.1 PMADRH and PMADRL Registers

The PMADRH and PMADRL registers can address up to a maximum of 4k words of program memory.

When s electing a program a ddress v alue, the M ost Significant Byte (MSB) of the address is written to the PMADRH re gister a nd th e L east Significant Byte (LSB) is written to the PMADRL register.

# 17.2 PMCON1 and PMCON2 Registers

The PMCON1 r egister is the control r egister for the data program memory accesses.

Control bits RD and WR in itiate read an d w rite, respectively. In software, the se bits c an only be set, not clea red. They are cl eared in har dware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear.

The CALSEL bit allows the user to re ad locations in test memory in case there are calibration bits stored in the c alibration w ord I ocations that need t o b e transferred to SFR trim registers. The CALSEL bit is only for r eads and, if a w rite o peration is at tempted with CALSEL = 1, no write will occur.

PMCON2 is not a physical register. Reading PMCON2 will re ad a II ' 0's. T he P MCON2 r egister is us ed exclusively in the flash memory write sequence.

### 17.3 Flash Program Memory Control Registers

### REGISTER 17-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PMDA	TL<7:0>			
						bit 0
bit	W = Writable bit		U = Unimpleme	ented bit, rea	d as '0'	
OR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unknow	'n
	pit	pit W = Writable bit	PMDA pit W = Writable bit	PMDATL<7:0>       Dit     W = Writable bit     U = Unimplement	PMDATL<7:0>       bit     W = Writable bit   U = Unimplemented bit, read	PMDATL<7:0>       Dit     W = Writable bit       U = Unimplemented bit, read as '0'

bit 7-5 PMDATL<7:0>: 8 Least Significant Data bits to Write or Read from Program Memory

### REGISTER 17-2: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PMADF	RL<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit	t	U = Unimpler	nented bit, read	l as '0'	

-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown)

bit 7-0 PMADRL<7:0>: 8 Least Significant Address bits for Program Memory Read/Write Operation

### REGISTER 17-3: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			PMDA	TH<5:0>		
bit 7							bit 0
Logondy							

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 PMDATH<5:0>: 6 Most Significant Data bits from Program Memory

### REGISTER 17-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—	—		PMADF	RH<3:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ired	x = Bit is unknow	'n	

bit 7-4 Unimplemented: Read as '0'

bit 3-0 PMADRH<3:0>: 4 Most Significant Address bits or High bits for Program Memory Reads

### REGISTER 17-5: PMCON1: PROGRAM MEMORY CONTROL REGISTER 1

U-1	R/W-0	U-0	U-0	U-0	R/W-0	R/S-0	R/S-0
—	CALSEL	—	_	—	WREN	WR	RD
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
S = Bit can only be set			

bit 7	Unimplemented: Read as '1'
bit 6	CALSEL: Program Memory calibration space select bit
	<ul> <li>1 = Select test memory area for reads only (for loading calibration trim registers)</li> <li>0 = Select user area for reads</li> </ul>
bit 5-3	Unimplemented: Read as '0'
bit 2	WREN: Program Memory Write Enable bit
	<ul><li>1 = Allows write cycles</li><li>0 = Inhibits write to the EEPROM</li></ul>
bit 1	WR: Write Control bit
	<ul> <li>1 = Initiates a write cycle to program memory. (The bit is cleared by hardware when write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the Flash memory is complete</li> </ul>
bit 0	RD: Read Control bit
	<ul> <li>1 = Initiates a program memory read. (The read takes one cycle. The RD is cleared in hardware; the RD bit can only be set (not cleared) in software.)</li> <li>0 = Does not initiate a Flash memory read</li> </ul>

#### 17.3.1 READING THE FLASH PROGRAM MEMORY

To rea d a p rogram memory loc ation, the u ser must write two by tes of the address to the PMAD RL and PMADRH registers, and then set control bit RD (bit 0 in the PMCON1register). Once the read control bit is set, the Program Memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the BSF PMCON1, RD instruction t o b e i gnored. The data is available, in the v ery next cycle, in the PM DATL and PMDATH registers; it can be read as two bytes in the following instructions. PMD ATL and PMDATH registers will hold this value until another read or until it is written to by the user (during a write operation).

### EXAMPLE 17-1: FLASH PROGRAM READ

BANKSELPM\_ADR; Change STATUS bits RP1:0 to select bank with PMADR MOVLWMS\_PROG\_PM\_ADDR; MOVWFPMADRH; MS Byte of Program Address to read MOVLWLS\_PROG\_PM\_ADDR; MOVWFPMADRL; LS Byte of Program Address to read BANKSELPMCON1; Bank to containing PMCON1 BSF PMCON1, RD; EE Read NOP ; First instruction after BSF PMCON1, RD executes normal ly NOP ; Any instructions here are ignored as program ; memory is read in second cycle after BSF PMCON1,RD ; BANKSELPMDATL; Bank to containing PMADRL MOVFPMDATL, W; W = LS Byte of Program PMDATL MOVFPMDATH, W; W = MS Byte of Program PMDATL

	Q1 Q2 Q3 Q4
Flash ADDR	$\begin{array}{ c c c c c c } \hline PC & PC + 1 \end{array} & \begin{array}{ c c c c c c } \hline PC & PC + 3 \end{array} & \begin{array}{ c c c c c } \hline PC + 3 \end{array} & \begin{array}{ c c c c } \hline PC + 4 \end{array} & \begin{array}{ c c } \hline PC + 5 \end{array} \\ \hline PC & PC + 5 \end{array}$
Flash DATA	INSTR (PC) INSTR (PC + 1) PMDATH,PMDATL INSTR (PC + 3) INSTR (PC + 4)
	INSTR (PC - 1)       BSF PMCON1,RD       INSTR (PC + 1)       NOP       INSTR (PC + 3)       INSTR (PC + 4)         Executed here       Executed here       Executed here       Executed here       Executed here
RD bit	
PMDATH PMDATL Register	
EERHLT	

### FIGURE 17-1: FLASH PROGRAM MEMORY READ CYCLE EXECUTION – NORMAL MODE

### 17.3.2 WRITING TO THE FLASH PROGRAM MEMORY

A word of the FI ash program memory may only be written to if the word is in an unprotected segment of memory, as defined in **Section 11.1 "Configuration Word"** (bits <WRT1:0>).

**Note:** The write protect bits are used to protect the user's prog ram from m odification by the user's c ode. Th ey have n o ef fect w hen programming is pe rformed b y I CSP. T he code-protect bit s, w hen programmed for code prot ection, w ill prevent the pro gram memory from be ing w ritten vi a th e IC SP interface.

Flash program m emory must be written in four-word blocks. Refer to Figures 17-2 and 17-3 for more details. A bloc k cons ists of fou r w ords w ith seq uential addresses, with a lower boundary define d by an address, where PMADRL<1:0> = 0.0. All block writes to program memory are done as 16-w ord erase by four-word w rite operations. The write operation is edge-aligned and cannot occur across boundaries.

To w rite p rogram dat a, the WREN bit must fir st b e loaded into the buffer registers (refer to Figure 17-2). This is a ccomplished by first w riting the d estination address to PMADRL and PMADRH a nd then writing the data to PMDATL and PMDATH. After the address and da ta have been set, the following se quence of events must be executed:

- 1. Write 5 5h, th en AAh, to PM CON2 (F lash programming sequence).
- 2. Set the WR control bit in the PMCON1 register.

All four buffer register locations should be written to with c orrect d ata. If less than four words a re b eing written to in the block of four words, a read from the program memory location(s) not being written to must be performed. This takes the data from the program location(s) not being written and loads it into the PMDATL and PMDATH registers. Then the sequence of events to transfer data to the buffer registers must be executed.

To transfer data from the buffer registers to the program memory, the PMADRL and PMADRH must point to the last location in the four-w ord blo ck (PMADRL<1:0> = 11). Then the following sequence of events must be executed:

- 1. Write 5 5h, th en AAh, to PM CON2 (F lash programming sequence).
- 2. Set control bit WR in the PMCON1 register to begin the write operation.

The user must follow the same specific sequence to initiate the write for each word in the program block, writing each program word in sequence (000, 001, 010, 011). When the write is performed on the last word (PMADRL<1:0> = 11), a block of sixteen words is automatically erased and the content of the four-word buffer registers are written into the program memory.

After the BSF PMCO N1, WR instruction, the processor requires two cycles to set up the erase/write operation. The user must place two NOP instructions after the WR bit is set. Since data is being written to buffer registers, the writing of the first three words of the block appears to occur immediately. The processor will halt internal operations for the typical 4 ms, only during the cycle in which the erase takes place (i.e., the last word of the sixteen-word block erase). This is not Sleep mode, as the clocks and peripherals will continue to ru n. After the fo ur-word write cycle, the processor will resume operation with the third instruction after the PMCON1 write i nstruction. T he above se quence m ust b e repeated for the higher 12 words.

**Note:** An erase is only initiated for the write of four words, just after a row boundary; or PMCON1<WR> set with PMADRL<3:0> = xxxx0011.

Refer to Figure 17-2 for a block diagram of the buffer registers and the control signals for test mode.

### 17.3.3 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the device should not write to the program memory. To protect a gainst s purious writes, v arious m echanisms h ave been b uilt in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents program memory writes.


The write ini tiate sequence and the WR EN bit help prevent an accidental write during a power glitch or software malfunction.

### 17.3.4 OPERATION DURING CODE PROTECT

When the device is code-protected, the CPU is able to read and w rite un scrambled d ata to the pro gram memory. The test mode access is disabled.


### 17.3.5 OPERATION DURING WRITE PROTECT

When the p rogram m emory is write-protected, the CPU can read and execute from the program memory. The portions of program memory that are write-protected cannot be modified by the CPU using the PMC ON registers. The write protection has no effect in ICSP mode.









## 18.0 I/O PORTS

In general, when a peripheral is enabled, that pin may not be used as a general-purpose I/O pin.

Each port has the registers for its operation. These registers are:


- TRISGPx registers (data direction register)
- PORTGPx registers (read the levels on the pins of the device)

Some ports may have one or more of the following additional registers. These registers are:

- ANSELx (analog select)
- WPUGPx (weak pull-up)

Ports w ith an alog functions also have an AN SELx register, which can disable the digital input and save power. A simplified model of a generic I/O port, without the interfaces to oth erp eripherals, is shown in Figure 18-1.

#### FIGURE 18-1: GENERIC I/O PORTGPX OPERATION



#### EXAMPLE 18-1: INITIALIZING PORTGPA

; initi	code example illustrates alizing the PORTGPA register. The ports are initialized in the same r.
BANKSEL	PORTGPA;
CLRF	PORTGPA;Init PORTA
BANKSEL	ANSELA;
CLRF AN	SELA;digital I/O
BANKSEL	TRISGPA;
MOVLW	B'00011111';Set GPA<3:0> as
	;inputs
MOVWF	TRISGPA;and set GPA<7:5> as
	;outputs

## 18.1 PORTGPA and TRISGPA Registers

PORTGPA is an 8-bit wide, bidirectional port consisting of fi ve CMOS I /Os, one o pen-drain I/ O and on e open-drain input-only pin (GPA4 is not available). The corresponding dat a di rection reg ister i s TR ISGPA. Setting a TRISGPA bit to 1 will make the corresponding PORTGPA pin an input (i.e., disable the output driver). Clearing a T RISGPA bit t set to 0 w ill make th e corresponding PORTGPA pin an output (i.e., enables output driver). The exception is GPA5, which is i nput only a nd its T RISGPA bit w ill always re ad as ' 1'. Example 18-1 shows how to initialize an I/O port.

Reading the PORTGPA register reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations.

The TR ISGPA reg ister controls the PO RTGPA pin n output drivers, even when the yare being used as analog in puts. The user must ensure the b its in the TRISGPA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'. If the pin is configured for a digital output (either port or alternate function), the TRISGPA bit must be cleared in order for the pin to drive the signal and a read will reflect the state of the pin.

#### 18.1.1 INTERRUPT-ON-CHANGE

Each PORTGPA pin is individually configurable as an interrupt-on-change pin. C ontrol bits IOCB<7:4> and IOCB<2:0> enable or disable the interrupt function for each pin. The interrupt-on-change feature is disabled on a Pow er-on R eset. R efference Section 19.0 "Interrupt-On-Change" for more information.

### 18.1.2 WEAK PULL-UPS

PORTGPA <3:0> and PORTGPA5 have an internal weak pull-up. PORTGPA<7:6> do not have i nternal weak pull-ups. Individual control bits can enable or disable the internal weak pull-ups (refer to Register 18-3). The weak pull-up is automatically turned off when the port pin is configured as an output, an alternative function or on a Power-on R eset setting the R APU bit in t he OPTION\_REG register. The w eak pull- up on GP A5 is enabled when configured as MCLR pin by setting bit 5 in the CONFIG register, and disabled when GPA5 is an I/O. There is no software control of the MCLR pull-up.

## 18.1.3 ANSELA REGISTER

The AN SELA register is used to configure the Input mode of a n I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output f unctions. A pin w ith T RISGPA c leared a nd ANSELx set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior w hen ex ecuting read -modify-write instructions on the affected port.

Note:	The AN SELA bits de fault to the Anal og
	mode af ter R eset. To u se any pi ns as
	digital gen eral-purpose o r peripheral
	inputs, the co rresponding AN SEL bi ts
	must be in itialized to '0' by t he user's
	software.

#### 18.1.4 PORTGPA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTGPA pin is multiplexed with other functions. The p ins, th eir combined functions and th eir output priorities are s hown in Table 18-1. For a dditional information, refer to the appropriate section in this data sheet.

Pin GPA7 in the PORTGPA register is a true open-drain pin with no connection back to  $V_{DD}$ .

When multiple o utputs are en abled, the ac tual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELA register. Digital output functions may control the pin when it is in Analog mode with the priority shown in Table 18-1.

### TABLE 18-1: PORTGPA OUTPUT PRIORITY

Pin Name	Function Priority <sup>(1)</sup>
GPA0	GPA0
	TEST_OUT
GPA1	GPA1
	CLKPIN
GPA2	GPA2
	TOCKI
	INT
GPA3	GPA3
GPA5	GPA5 (open-drain, input only)
	MCLR
	TEST_EN
GPA6	GPA6
	CCD
	ICSPDAT
GPA7	GPA7 (open-drain output, ST
	input)
	SCL

**Note 1:** Output function priority listed from lowest to highest.

R/W-x	R/W-x	R-x	U-0	R/W-x	R/W-x	R/W-x	R/W-x		
GPA7	GPA6	GPA5	_	GPA3	GPA2	GPA1	GPA0		
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable I	bit	U = Unimpler	nented bit, read	l as '0'			
u = Bit is un	changed	x = Bit is unkn	own	-n = Value at	POR				
'1' = Bit is se	1' = Bit is set '0' = Bit is cleared								
hit G	1 = Port pin i 0 = Port pin i	s < V <sub>IL</sub>	nin						
bit 6	GPA6: Gener	<b>GPA6:</b> General-Purpose I/O pin $1 = Port pin is > V_{IH}$							
bit 5	0 = Port pin i		onoral Durne	so Opon Drain	input pip				
bit 4		ted: Read as '0	-	ose Open-Drain	input pin				
bit 3-0	-	General-Purpose							
DIL 3-0	1 = Port pin i	•	= I/O pill						
	$\pm$ = Fort pin i	° ≤ ∧IH							

### REGISTER 18-1: PORTGPA: PORTGPA REGISTER

## REGISTER 18-2: TRISGPA: PORTGPA TRI-STATE REGISTER

R/W-1	R/W-1	R-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1
TRISA7	TRISA6	TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0
bit 7				•			bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

bit 7-6	<b>TRISA&lt;7:6&gt;:</b> PORTGPA Tri-State Control bit 1 = PORTGPA pin configured as an input (tri-stated) 0 = PORTGPA pin configured as an output
bit 5	<b>TRISA5:</b> GPA5 Port Tri-State Control bit This bit is always '1' as GPA5 is an input only
bit 4	Unimplemented: Read as '0'
bit 3-0	<b>TRISA&lt;3:0&gt;:</b> PORTGPA Tri-State Control bit 1 = PORTGPA pin configured as an input (tri-stated) 0 = PORTGPA pin configured as an output

U-0	U-0	R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1
	_	WPUA5	_	WPUA3	WPUA2	WPUA1	WPUA0
bit 7							bit C
Legend:							
R = Readab	ole bit	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'	
u = Bit is ur	ichanged	x = Bit is unkn	own	-n = Value at	POR		
'1' = Bit is s	et	'0' = Bit is clea	ared				
bit 7-6	Unimplemen	ted: Read as 'd	)'				
bit 5	WPUA5: Wea	ak Pull-up Regi	ster bit				
	1 = Pull-up e	nabled					
	0 = Pull-up d	isabled					
bit 4	Unimplemen	ted: Read as 'd	)'				
bit 3-0	WPUA<3:0>: Weak Pull-up Register bit						
	1 = Pull-up e	nabled					
	0 = Pull-up di						

#### REGISTER 18-3: WPUGPA: WEAK PULL-UP PORTGPA REGISTER

- **Note 1:** The weak pull-up device is enabled only when the global RAPU bit is enabled, the pin is in input mode (TRISGPA = 1) and the individual WPUA bit is enabled (WPUA = 1), and the pin is not configured as an analog input.
  - 2: GPA5 weak pull-up is also enabled when the pin is configured as MCLR in the CONFIG register.

### REGISTER 18-4: ANSELA: ANALOG SELECT GPA REGISTER

U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	
_	_	—	_	ANSA3	ANSA2	ANSA1	ANSA0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
u = Bit is uncha	= Bit is unchanged x = Bit is unknown		-n = Value at POR					
'1' = Bit is set		'0' = Bit is clea	ared	d				

bit 7-4 Unimplemented: Read as '0'

bit 3-0 ANSA<3:0>: Analog Select GPA Register bit

1 = Analog input. Pin is assigned as analog input.<sup>(1)</sup>

0 = Digital I/O. Pin is assigned to port or special function.

**Note 1:** Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups and interrupt-on-change if available. The corresponding TRISA bit must be set to Input mode in order to allow external control of the voltage on the pin.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		—			ANSA3	ANSA2	ANSA1	ANSA0	112
OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	76
PORTGPA	GPA7	GPA6	GPA5	_	GPA3	GPA2	GPA1	GPA0	111
TRISGPA	TRISA7	TRISA6	TRISA5		TRISA3	TRISA2	TRISA1	TRISA0	111
WPUGPA	_	_	WPUA5	_	WPUA3	WPUA2	WPUA1	WPUA0	112

TABLE 18-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTGPA

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by PORTGPA.

## 18.2 PORTGPB and TRISGPB Registers

Due to s pecial f unction pin r equirements, a 1 imited number of the PO RTGPB I/ Os are uti lized. On the 24-pin QF N M CP19114, GPB0 and GPB 1 are implemented. GPB0 is an open-drain general-purpose I/O and SD A pin. GPB1 is a gen eral-purpose I/O, analog input and VREF2 DAC output. The 28-pin QFN MCP19114 h as fou r ad ditional g eneral-purpose PORTGPB I/O pins. The corresponding data direction register is TRISGPB. Setting a TRISGPB bit to 1 will make the corresponding PORTGPB pin an input (i.e., disable the output driver). Clearing a TRISGPB bit to 0 will make the corresponding PORTGPB pin an output (i.e., ena ble the out put d river). Example 18-1 shows how to initialize an I/O port.

Some pi ns fo r POR TGPB are multiplexed with a n alternate function for the peripheral or a clock function. In ge neral, w hen a peri pheral or c lock function i s enabled, t hat pin may not be u sed a s a general-purpose I/O pin.

Reading the PORTGPB register reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations.

The TRISGPB register controls the PORTGPB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISGPB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'. If the pin is configured for a digital output (either port or alternate function), the TRISGPB bit must be cleared in order for the pin to drive the signal and a read will reflect the state of the pin.

### 18.2.1 INTERRUPT-ON-CHANGE

Each PORTGPB pin is individually configurable as an interrupt-on-change pin. C ontrol bits IOCB<7:4> and IOCB<2:0> enable or disable the interrupt function for each pin. The interrupt-on-change feature is disabled on a Pow er-on Reset. R efference Section 19.0 "Interrupt-On-Change" for more information.

#### 18.2.2 WEAK PULL-UPS

Each of t he PORTGPB pi ns ha s a n i ndividually configurable i nternal w eak p ull-up. C ontrol bits WPUB<7:4> a nd WPUB<1> en able or d isable e ach pull-up (refer to Register 18-7). Each weak pull-up is automatically turned off when the port pin is configured as an output. All pull-ups are disabled on a Power-on Reset by the RAPU bit in the OPTION\_REG register.

#### 18.2.3 ANSELB REGISTER

The AN SELB register is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no effect on the digital output func tions. A pin w ith TR ISGPB clear and ANSELB set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

The TRISGPB register controls the PORTGPB pin output drivers, evenwhen they are being used as analoginputs. The user should ensure the bits in the TRISGPB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note: The AN SELB bits de fault to the Anal og mode af ter R eset. To u se any pins as digital general-purpose or p eripheral inputs, the corresponding AN SELB bits must be in itialized to '0' by the u ser's software.

## 18.2.4 PORTGPB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTGPB pin is multiplexed with other functions. The p ins, th eir combined functions and th eir output priorities are s hown in Table 18-3. For a dditional information, refer to the appropriate section in this data sheet.

GPB0 pin in the PORTGPB register is a true open-drain pin with no connection back to  $V_{DD}$ .

When multiple o utputs are en abled, the ac tual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC, and some digital input functions are not included in the list below. These inputs a re a ctive when the I/O pin is set for An alog mode us ing th e ANSELB r egister. D igital ou tput functions may control the pin when it is in Analog mode, with the priority shown in Table 18-3.

## TABLE 18-3: PORTGPB OUTPUT PRIORITY

Pin Name	Function Priority <sup>(1)</sup>
GPB0	GPB0 (open-drain input/output)
	SDA
GPB1	GPB1
	VREF2
GPB4	GPB4 ( <b>MCP19114</b> )
	ICSPDAT
GPB5	GPB5 ( <b>MCP19114</b> )
GPB6	GPB6 ( <b>MCP19114</b> )
GPB7	GPB7 ( <b>MCP19114</b> )
	CCD2
Note 1: Output	t function priority listed from lowest

**Note 1:** Output function priority listed from lowest to highest.

## REGISTER 18-5: PORTGPB: PORTGPB REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	U-0	U-0	R/W-x	R/W-x
GPB7 <sup>(1)</sup>	GPB6 <sup>(1)</sup>	GPB5 <sup>(1)</sup>	GPB4 <sup>(1)</sup>	—	—	GPB1	GPB0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = bit is unchanged	x = Bit is unknown	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	GPB<7:4>: General-Purpose I/O Pin bit
	1 = Port pin is > V <sub>IH</sub>
	0 = Port pin is < V <sub>IL</sub>
bit 3-2	Unimplemented: Read as '0'
bit 1-0	GPB<2:0>: General-Purpose I/O Pin bit
	1 = Port pin is > V <sub>IH</sub>
	0 = Port pin is < V <sub>IL</sub>

Note 1: MCP19115 only.

#### REGISTER 18-6: TRISGPB: PORTGPB TRI-STATE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	R/W-1	R/W-1
TRISB7 <sup>(1)</sup>	TRISB6 <sup>(1)</sup>	TRISB5 <sup>(1)</sup>	TRISB4 <sup>(1)</sup>	—	—	TRISB1	TRISB0
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpler	mented bit, read	as '0'	
u = Bit is unchanged		x = Bit is unknown		-n = Value at POR			
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-4	TRISB<7:4>:	General-Purpo	se I/O Pin bit				
	1 = Port pin i						
	0 = Port pin i	s < V <sub>IL</sub>					
bit 3-2	Unimplemen	ted: Read as '	D'				
bit 1-0	TRISB<2:0>:	General-Purpo	se I/O Pin bit				
	1 = Port pin i	s > V <sub>IH</sub>					
	0 = Port pin i	s < V <sub>IL</sub>					

Note 1: MCP19115 only.

### REGISTER 18-7: WPUGPB: WEAK PULL-UP PORTGPB REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	R/W-1	U-0
WPUB7 <sup>(2)</sup>	WPUB6 <sup>(2)</sup>	WPUB5 <sup>(2)</sup>	WPUB4 <sup>(2)</sup>	—	—	WPUB1	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

bit 7-4	WPUB<7:4>: Weak Pull-up Register bit
	1 = Pull-up enabled
	0 = Pull-up disabled
bit 3-2	Unimplemented: Read as '0'
bit 1	WPUB<1>: Weak Pull-up Register bit
	1 = Pull-up enabled
	0 = Pull-up disabled
bit 0	Unimplemented: Read as '0'
Note 1:	The weak pull-up device is enabled only when the global $\overline{RAPU}$ bit is enabled, the pin is in input

Iote 1: The weak pull-up device is enabled only when the global RAPU bit is enabled, the pin is in input mode (TRISGPA = 1) and the individual WPUB bit is enabled (WPUB = 1), and the pin is not configured as an analog input.

2: MCP19115 only.

11.0	11.0						11.0	
U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	U-0	
		ANSB5 <sup>(1)</sup>	ANSB4 <sup>(1)</sup>	—	ANSB2	ANSB1	_	
bit 7							bit 0	
Lonondi								
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
u = Bit is unchanged		x = Bit is unkr	iown	-n = Value at	POR			
'1' = Bit is se	t	'0' = Bit is clea	ared					
bit 7-6	Unimplemen	ted: Read as '	)'					
bit 5-4	ANSB<5:4>:	Analog Select	GPA Register	bit				
	1 = Analog input. Pin is assigned as analog input <sup>(1)</sup> .							
	0 = Digital I/C	D. Pin is assign	ed to port or s	special function	۱.			
bit 3	Unimplemen	ted: Read as '	כי					
bit 2-1	ANSB<2:1>:	Analog Select	GPA Register	bit				
	1 = Analog ir	put. Pin is assi	gned as analo	og input <sup>(1)</sup> .				
0 = Digital I/O. Pin is assigned to port or					ı.			
bit 0	Unimplemen	ted: Read as '	)'					
Note 1: M	ICP19115 only.							

#### REGISTER 18-8: ANSELB: ANALOG SELECT GPB REGISTER

2: Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups and interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB		ANSB6 <sup>(1)</sup>	ANSB5 <sup>(1)</sup>	ANSB4 <sup>(1)</sup>	_		ANSB1		117
OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	76
PORTGPB	GPB7 <sup>(1)</sup>	GPB6 <sup>(1)</sup>	GPB5 <sup>(1)</sup>	GPB4 <sup>(1)</sup>	_		GPB1	GPB0	115
TRISGPB	TRISB7 <sup>(1)</sup>	TRISB6 <sup>(1)</sup>	TRISB5 <sup>(1)</sup>	TRISB4 <sup>(1)</sup>	_		TRISB1	TRISB0	116
WPUGPB	WPUB7 <sup>(1)</sup>	WPUB6 <sup>(1)</sup>	WPUB5 <sup>(1)</sup>	WPUB4 <sup>(1)</sup>	_	_	WPUB1	_	116

#### TABLE 18-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTGPB

Legend: — = unimplemented locations, read as '0'. Shaded cells are not used by the PORTGPB register.

Note 1: MCP19115 only.

NOTES:

## 19.0 INTERRUPT-ON-CHANGE

Each PORTGPA and PORTGPB pin is individually configurable as an interrupt-on-change pin. Control bits IOCA and IOCB enable or disable the interrupt function for each pin. Refer to Registers 19-1 and 19-2. The interrupt-on-change is disabled on a Power-on Reset.

The interrupt-on-change on GP A5 is disabled when configured as MCLR pin in the CONFIG register.

For ena bled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTGPA or PORTGPB. The mismatched outputs of the last read of all the PORTGPA and PORTGPB pins are OR 'ed together to set t he Interrupt-on-Change Interrupt Flag (IOCF) bit in the INTCON register.

## 19.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCE bit in the INTCON register must be set. If the IOCE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

## **19.2** Individual Pin Configuration

To enable a pin to detect an interrupt-on-change, the associated IOCAx or IOCBx bit in the IO CA or IOCB registers is set.

## **19.3 Clearing Interrupt Flags**

The user, in the In terrupt Service Routine, clears the interrupt by:

a) Any read of PORTGPA or PO RTGPB AND Clear flag bit IOCF. This will end the mismatch condition.

OR

b) Any writ e of POR TGPA or POR TGPB AND Clear fl ag bit I OCF w ill end the mi smatch condition.

A mismatch condition will continue to set flag bit IOCF. Reading PO RTGPA or POR TGPB w ill end th e mismatch co ndition an d a llow flag bit IO CF to b e cleared. The <u>latch</u> holding the last read value is not affected by a MCLR Reset. After this Reset, the IOCF flag will continue to be set if a mismatch is present.

Note: If a change on the I /O pin should occur when any PORTGPA or PORTGPB operation is be ing ex ecuted, the I OCF interrupt flag may not get set.

## 19.4 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCE bit is set.

## 19.5 Interrupt-On-Change Registers

#### REGISTER 19-1: IOCA: INTERRUPT-ON-CHANGE PORTGPA REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
IOCA7	IOCA6	IOCA5	_	IOCA3	IOCA2	IOCA1	IOCA0
bit 7				•			bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	as '0'		
u = Bit is unch	anged	x = Bit is unknown		-n = Value at	POR		
'1' = Bit is set '0' = Bit is cleared			ared				
bit 7-6	IOCA<7:6>:	Interrupt-on-Cha	ange PORTG	PA register bits	6		
	1 = Interrupt	t-on-change ena	bled on the p	oin.			

	0 = Interrupt-on-change disabled on the pin.
bit 5	IOCA<5>: Interrupt-on-Change PORTGPA register bits <sup>(1)</sup>
	<ul><li>1 = Interrupt-on-change enabled on the pin.</li><li>0 = Interrupt-on-change disabled on the pin.</li></ul>
bit 4	Unimplemented: Read as '0'
bit 3-0	IOCA<3:0>: Interrupt-on-Change PORTGPA register bits
	<ul> <li>1 = Interrupt-on-change enabled on the pin.</li> <li>0 = Interrupt-on-change disabled on the pin.</li> </ul>

Note 1: The Interrupt-on-Change on GPA5 is disabled if GPA5 is configured as MCLR.

#### REGISTER 19-2: IOCB: INTERRUPT-ON-CHANGE PORTGPB REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
IOCB7 <sup>(1)</sup>	IOCB6 <sup>(1)</sup>	IOCB5 <sup>(1)</sup>	IOCB4 <sup>(1)</sup>	—	—	IOCB1	IOCB0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

bit 7-4	IOCB<7:4>: Interrupt-on-Change PORTGPB register bits
	1 = Interrupt-on-change enabled on the pin.
	0 = Interrupt-on-change disabled on the pin.
bit 3-2	Unimplemented: Read as '0'
bit 1-0	IOCB<1:0>: Interrupt-on-Change PORTGPB register bits
	1 = Interrupt-on-change enabled on the pin.
	A second seco

0 = Interrupt-on-change disabled on the pin.

Note 1: MCP19115 only.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—		—	ANSA3	ANSA2	ANSA1	ANSA0	112
ANSELB	—	ANSB6 <sup>(1)</sup>	ANSB5 <sup>(1)</sup>	ANSB4 <sup>(1)</sup>	—	—	ANSB1	—	117
INTCON	GIE	PEIE	T0IE	INTE	IOCE	T0IF	INTF	IOCF	93
IOCA	IOCA7	IOCA6	IOCA5	—	IOCA3	IOCA2	IOCA1	IOCA0	120
IOCB	IOCB7 <sup>(1)</sup>	IOCB6 <sup>(1)</sup>	IOCB5 <sup>(1)</sup>	IOCB4 <sup>(1)</sup>	—	—	IOCB1	IOCB0	120
TRISGPA	TRISA7	TRISA6	TRISA5	—	TRISA3	TRISA2	TRISA1	TRISA0	111
TRISGPB	TRISB7 <sup>(1)</sup>	TRISB6 <sup>(1)</sup>	TRISB5 <sup>(1)</sup>	TRISB4 <sup>(1)</sup>	—	—	TRISB1	TRISB0	116

TABLE 19-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

**Legend:** — = unimplemented locations, read as '0'. Shaded cells are not used by interrupt-on-change. **Note 1:** MCP19115 only.

NOTES:


## 20.0 INTERNAL TEMPERATURE INDICATOR MODULE

The M CP19114/5 ar e eq uipped w ith a tem perature circuit designed to measure the operating temperature of the s ilicon di e. The circuit's ran ge of operating temperature fa lls betw een -40 °C and +1 25°C. The output is a vo ltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

## 20.1 Circuit Operation

This i nternal t emperature m easurement circuit i s always enabled.





## EQUATION 20-1: SILICON DIE TEMPERATURE

$$TEMP\_DIE(\ ^{\circ}C) = \frac{(ADC\_READING\ (counts) - ADC\_30\ ^{\circ}C\_READING\ (counts\_3+ \ 0\ ^{\circ}C)}{3.47\ (counts/\ ^{\circ}C)} + 0\ ^{\circ}C$$

## 20.2 Temperature Output

The output of the circuit is measured using the internal analog-to-digital converter. Channel 13 is reserved for the temperature circuit output. Refer to **Section 21.0 "Analog-to-Digital C onverter ( ADC) Module**" for detailed information.

The temperature of the silicon die can be calculated by the A DC measurement by using Equation 20-1. A factory-stored 10-bit ADC value for 30°C is located at address 2084 h. The temper ature coefficient for this circuit is 16 mV/°C. Other temperature readings can be calculated from the 30°C mark.


NOTES:

## 21.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Ana log-to-Digital C onverter (AD C) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, w hich are m ultiplexed into a single sample-and-hold circuit. Th e output of th e sample-and-hold is c onnected to th e i nput o f th e converter. The c onverter ge nerates a 1 0-bit bi nary result v ia successive a pproximation an d s tores th e right justified c onversion res ult i nto th e AD C result registers (ADRESH:ADRESL reg ister p air). Figure 21-1 shows the block diagram of the ADC.

The internal band gap supplies the voltage reference to the ADC.

#### FIGURE 21-1: ADC BLOCK DIAGRAM



## 21.1 ADC Configuration

When c onfiguring a nd using the ADC, the following functions must be considered:

- · Port configuration
- · Channel selection
- · ADC conversion clock source
- Interrupt control
- · Result formatting

### 21.1.1 PORT CONFIGURATION

The AD C is u sed to convert a nalog signals into a corresponding digital representation. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to Section 18.0 " I/O Ports" for m ore information.

Note:	Analog voltages on any pin that is defined
	as a d igital in put m ay c ause the input
	buffer to conduct excess current.

#### 21.1.2 CHANNEL SELECTION

There are up to 21 channel selections available for the MCP19114 and 24 channels for the MCP19115:

- AN<4:0> pins
- AN<7:5> pins (**MCP19115** Only)
- •V IN: 1/15.53 of the input voltage (VIN)
- •V REF: voltage reference for regulation set point
- OV\_REF: reference for OV comparator
- •V BGR: band gap reference
- •V S: voltage proportional to VOUT
- EA\_SC: error amplifier output after slope compensation
- · A2: secondary current sense amplifier output
- PEDESTAL
- RESERVED
- RESERVED
- + IP\_ADJ: I<sub>P</sub> after pedestal and offset adjust
- IP\_OFF\_REF: IP offset reference
- •V DR: VDR \* 0.229V/V
- TEMP\_SNS: analog voltage representing internal temperature (refer to Equation 20-1)
- DLL\_VCON: delay locked loop voltage reference
- · SLPCMP\_REF: slope compensation reference

The CHS<4:0> bits in the ADCON0 register determine which c hannel is c onnected to the sample and hold circuit.

When changing channels, a de lay is required before starting the n ext co nversion. R efer t o **Section 21.2 "ADC Operation"** for more information.

### 21.1.3 ADC CONVERSION CLOCK

The s ource of the c onversion c lock is s oftware selectable via the ADCS bits in the ADCON1 register. There are five possible clock options:

- •F <sub>OSC</sub>/8
- •F <sub>OSC</sub>/16
- •F <sub>OSC</sub>/32
- •F <sub>OSC</sub>/64
- •F <sub>RC</sub> (clock derived from internal oscillator with a divisor of 16)

The time to complete one-bit conversion is defined as  $T_{AD}$ . One full 10-bit conversion requires 11  $T_{AD}$  periods, as shown in Figure 21-2.

For a correct conversion, the appropriate T  $_{AD}$  specification must be met. Refer to the A/D conversion requirements in **Section 4.0** "Ele ctrical **Characteristics**" for more information. Table 21-1 gives examples of appropriate ADC clock selections.

Note: Unless using the F<sub>RC</sub>, any changes in the system c lock f requency will change t he ADC c lock fre quency, w hich ma y adversely affect the ADC result.

# TABLE 21-1:ADC CLOCK PERIOD (TAD) vs.DEVICE OPERATINGFREQUENCIES

ADC Clock F	Device Frequency (F <sub>OSC</sub> )	
ADC Clock Source	ADCS<2:0>	8 MHz
F <sub>OSC</sub> /8	001	1.0 μs <sup>(2)</sup>
F <sub>OSC</sub> /16	101	2.0 µs
F <sub>OSC</sub> /32	010	4.0 µs
F <sub>OSC</sub> /64	110	8.0 μs <sup>(3)</sup>
F <sub>RC</sub>	x11	2.0 – 6.0 µs <sup>(1, 4)</sup>

Legend: Shaded cells are outside of recommended range.

- Note 1: The  $F_{RC}$  source has a typical  $T_{AD}$  time of 4 µs for  $V_{DD}$  > 3.0V.
  - **2:** These values violate the minimum required  $T_{AD}$  time.
  - **3:** For faster conversion times, the selection of another clock source is recommended.
  - The F<sub>RC</sub> clock source is only recommended if the conversion will be performed during Sleep.

FIGUR	RE 21-	2:	ANALC	G-TO	-DIGI	TAL C	ONVE	RSIO	N T <sub>AD</sub>	CYCL	.ES				
	T <sub>CY</sub> -	T <sub>AD</sub> T <sub>AD</sub> 1	b9	T <sub>AD</sub> 3 b8	T <sub>AD</sub> 4 b7	T <sub>AD</sub> 5 b6	T <sub>AD</sub> 6 b5	T <sub>AD</sub> 7 b4	T <sub>AD</sub> 8 b3	T <sub>AD</sub> 9 b2	T <sub>AD</sub> 10 b1	T <sub>AD</sub> 11 b0			
	Hol	Conve ding capa	ersion sta		nected	from a	inalog i	input (t	ypically	/ 100 n	s)				
	Set (	GO/DON	Ē bit					<b>F</b>							
						A	DRES	H:ADR		loaded	,	oit is cle connec	analog	input.	

## 21.1.4 INTERRUPTS


The ADC module allows for the ability to generate an interrupt upon c ompletion o f an an alog-to-digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 re gister. The ADC In terrupt Ena ble is th e ADIE bit in the PIE1 re gister. The ADIF bit must be cleared in software.

- **Note 1:** The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.
  - 2: The AD C ope rates du ring Slee p on ly when the F<sub>RC</sub> oscillator is selected.

This interrupt can be g enerated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake up the device. Upon waking from Sleep, the next instruction fo llowing the SLEEP instruction is always executed. If the user is attempting to wake u p f rom S leep and r esume in-line code execution, the GIE and PEIE bits in the INTCON register must be disabled. If the GIE and PEIE bits in the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

## 21.1.5 RESULT FORMATTING

The 10-bit A/D conversion result is supplied in right justified format only.



#### FIGURE 21-3: 10-BIT A/D RESULT FORMAT

## 21.2 ADC Operation

#### 21.2.1 STARTING A CONVERSION

To en able th e AD C mo dule, t he AD ON bit in t he ADCON0 register m ust be s et to a '1'. Setting the GO/DONE bit in the ADCON0 register to a '1' will start the analog-to-digital conversion.

Note:	The GO/DONE bit should not be set in the								
	same instruction that turns on the ADC.								
	Refer to	Section 21.2.5 "	A/D						
	Conversion Procedure".								

## 21.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- · Set the ADIF Interrupt Flag bit
- Update the ADRESH:ADRESL registers with new conversion result

## 21.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the G O/DONE bit can be c leared in s oftware. Th e ADRESH:ADRESL registers will not be up dated with the p artially com plete analog-to-digital conversion sample. Instead, the ADRESH:ADRESL reg ister p air will ret ain the v alue of the previous c onversion. Additionally, two ADC clock cycles are required before another acquisition c an b e in itiated. Fol lowing th e delay, an input acquisition is automatically started on the selected channel.

**Note:** A device reset forces all registers to their Reset s tate. Th us, th e ADC module is turned off and any pending conversion is terminated.

21.2.4 ADC OPERATION DURING SLEEP

The ADC is not operational during Sleep mode. The  $V_{AVDD}$  4 V reference h as been removed to minimize Sleep current.

## 21.2.5 A/D CONVERSION PROCEDURE

This is an ex ample proc edure for us ing the ADC to perform an analog-to-digital conversion:

- 1. Configure Port:
  - Disable pin output driver (refer to the TRISGPx registers)
  - Configure pin as analog (refer to the ANSELx registers)
- 2. Configure the ADC module:
  - Select ADC conversion clock
  - Select ADC input channel
  - · Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - Clear ADC interrupt flag
  - · Enable ADC interrupt
  - · Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- 4. Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).
  - **Note 1:** The global interrupt can be disabled if the user is attempting to wake up from Sleep and resume in-line code execution.
    - 2: Refer to Section 21.4 "A/D Acquisition Requirements".

### EXAMPLE 21-1: A/D CONVERSION

```
;This code block configures the ADC
; for polling, Frc clock and ANO input.
;Conversion start & polling for completion ;
are included.
BANKSELADCON1;
MOVLWB'01110000'; Frc clock
MOVWFADCON1;
BANKSELTRISGPA;
BSF TRISGPA,0;Set GPA0 to input
BANKSELANSELA;
BSF ANSELA,0;Set GPA0 to analog
BANKSELADCON0;
MOVLWB'01100001';Select channel AN0
MOVWFADCON0; Turn ADC On
CALLSampleTime;Acquisiton delay
BSF ADCON0,1;Start conversion
BTFSCADCON0,1;Is conversion done?
GOTO$-1 ;No, test again
BANKSELADRESH;
MOVFADRESH,W;Read upper 2 bits
MOVWFRESULTHI; store in GPR space
BANKSELADRESL;
MOVFADRESL,W;Read lower 8 bits
MOVWFRESULTLO; Store in GPR space
```

## 21.3 ADC Register Definitions

The following registers are used to control the operation of the ADC:

#### REGISTER 21-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '0'

bit 6-2	CHS<4:0>: Analog Channel Select bits
	00000 = V <sub>IN/n</sub> analog voltage measurement (V <sub>IN/n</sub> = V <sub>IN</sub> /15.5328)
	00001 = VREF (DAC reference voltage setting current regulation level)
	00010 = OV_REF (reference for overvoltage comparator)
	00011 = VBGR (band gap reference)
	$00100 = V_S $ (Voltage proportional to $V_{OUT}$ )
	00101 = EA_SC (Error amp after Slope Compensation output)
	00110 = A2 (Secondary Current Sense Amplifier output)
	00111 = PEDESTAL (Pedestal Voltage)
	01001 = RESERVED
	01010 = IP_ADJ (IP after Pedestal and Offset Adjust (at PWM Comparator)) 01011 = IP_OFF_REF (IP Offset Reference)
	01001 = $V_{DR}/n$ (V <sub>DR</sub> /n analog driver voltage measurement = 0.229V/V * V <sub>DR</sub> )
	01101 = TEMP SNS (analog voltage representing internal temperature)
	01110 = DLL_VCON (Delay Locked-Loop Voltage Reference – Control voltage for dead time)
	01111 = SLPCMP_REF (Slope compensation reference)
	10000 = Unimplemented
	10001 = Unimplemented
	10010 = Unimplemented
	10011 = Unimplemented
	10100 = Unimplemented
	10101 = Unimplemented
	10110 = Unimplemented
	10111 = Unimplemented
	11000 = GPA0/AN0 (i.e. ADDR1)
	11001 = GPA1/AN1 (i.e. ADDR0)
	11010 = GPA2/AN2 (i.e. Temperature Sensor Input)
	11011 = GPA3/AN3 (i.e. BIN)
	11100 = GPB1/AN4
	11101 = GPB4/AN5 ( <b>MCP19115</b> only)
	11110 = GPB5/AN6 ( <b>MCP19115</b> only)
	11111 = GPB6/AN7 ( <b>MCP19115</b> only)
bit 1	GO/DONE: A/D Conversion Status bit
	1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
	This bit is automatically cleared by hardware when the A/D conversion has completed.
	0 = A/D conversion completed/not in progress
bit 0	ADON: ADC Enable bit
	1 = ADC is enabled
	0 = ADC is disabled and consumes no operating current

#### REGISTER 21-2: ADCON1: A/D CONTROL REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_	ADCS2	ADCS1	ADCS0	—	—	—	—		
bit 7						bit 0			
Legend:									
R = Readable bit		W = Writable	bit	U = Unimpler	nented bit, read	as '0'			
u = Bit is unch	anged	x = Bit is unkr	nown	-n = Value at	POR				
'1' = Bit is set		'0' = Bit is cle	ared						
bit 7	Unimplemen	ted: Read as '	0'						
bit 6-4	ADCS<2:0>:	A/D Conversio	n Clock Seled	ct bits					
	000 =Reserve	ed							
	001 =F <sub>OSC</sub> /8								
	010 =F <sub>OSC</sub> /3								
			m internal oso	cillator with a di	visor of 16)				
	100 =Reserve								
	$101 = F_{OSC}/1$								
	110 =F <sub>OSC</sub> /6								
bit 3-0	Unimplemented: Read as '0'								

## REGISTER 21-3: ADRESH: ADC RESULT REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	U-0	R-x	R-x
—	—			—	—	ADRES9	ADRES8
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

bit 7-2 Unimplemented: Read as '0'

bit 1-0 ADRES<9:8>: Most Significant A/D Results

### REGISTER 21-4: ADRESL: ADC RESULT REGISTER LOW

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
ADRES7	ADRES6	ADRES5	ADRES4	ADRES3	ADRES2	ADRES1	ADRES0
bit 7				•		•	bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

bit 7-0 ADRES<7:0>: Least Significant A/D results

## 21.4 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding c apacitor ( $C_{HOLD}$ ) mu st be allowed t o f ully charge to the input channel voltage level. The Analog Input mo del is sho wn in Figure 21-4. Th e so urce impedance ( $R_S$ ) and the internal sampling switch ( $R_{SS}$ ) impedance directly affect the time required to c harge the c apacitor C <sub>HOLD</sub>. The s ampling s witch ( $R_{SS}$ ) impedance varies over the device voltage ( $V_{DD}$ ), refer to Figure 21-4. The ma ximum r ecommended impedance for analog sources is 10 k $\Omega$ .

As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 21-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 s teps for the ADC). The 1/2 LSb error is the maximum error all owed for the ADC to m eet it s specified resolution.

## EQUATION 21-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = +50°C and external impedance of 10 k 
$$\Omega$$
 5.0V V<sub>DD</sub>  

$$T_{ACQ} = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
= T_{AMP} + T_C + T_{COFF}
= 2 \mu s + T_C [[]Yemperature - 25°C ( $0.05 \mu s$ /°C  
The value for  $T_C$  can be approximated with the following equations:  

$$V_{APPLIED} \int -\frac{1}{(q^{nl+} - 1)} = V_{CHOLD} \qquad :[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED} \int e^{-\frac{T_C}{RC}} = V_{CHOLD} \qquad :[2] V_{CHOLD} charge response to V_{APPLIED}$$

$$V_{APPLIED} \int e^{-\frac{T_C}{RC}} = V_{APPLIED} \int -\frac{1}{(q^{nl+} - 1)} \qquad :combining [1] and [2]$$
Note: Where n = number of bits of the ADC.  
Solving for  $T_C$ :  

$$T_C = -C_{HOLD} (R_{IC} + R_{SS} - R_S \ln(1/2047))$$

$$= -10 pF(Y k \Omega + \# k \Omega - 10 k \Omega - 10.0004885)$$


$$= \mu l.37 s$$
Therefore:  

$$T_{ACQ} = 2 \mu s + 4l.37 \mu s \quad []50°C - 25°C (0.05 \mu s/°C)$$


$$= 4.67 \mu s$$$$

Note 1: The charge holding capacitor ( $C_{HOLD}$ ) is not discharged after each conversion.

**2:** The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.







Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	—	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	129
ADCON1	_	ADCS2	ADCS1	ADCS0	_	_	_	_	130
ADRESH	_	_	_	_	—	_	ADRES9	ADRES8	130
ADRESL	ADRES7	ADRES6	ADRES5	ADRES4	ADRES3	ADRES2	ADRES1	ADRES0	130
ANSELA	—	_	_	_	ANSA3	ANSA2	ANSA1	ANSA0	112
ANSELB	_		ANSB5	ANSB4	_	ANSB2	ANSB1		117
INTCON	GIE	PEIE	TOIE	INTE	IOCE	T0IF	INTF	IOCF	93
PIE1	—	ADIE	BCLIE	SSPIE	CC2IE	CC1IE	TMR2IE	TMR1IE	94
PIR1	_	ADIF	BCLIF	SSPIF	CC2IF	CC1IF	TMR2IF	TMR1IF	96
TRISGPA	TRISA7	TRISA6	TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0	111
TRISGPB	TRISB7	TRISB6	TRISB5	TRISB4			TRISB1	TRISB0	116

Legend: — = unimplemented, read as '0'. Shaded cells are not used for ADC module.


NOTES:

## 22.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler
- Programmable internal or external clock source
- · Programmable external clock edge selection
- Interrupt on overflow

Figure 22-1 is a block diagram of the Timer0 module.



## 22.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

### 22.1.1 8-BIT TIMER MODE

The T imer0 mo dule will inc rement every instruction cycle, if used without a prescaler. 8-Bit Timer mode is selected by clearing the T0CS bit in the OPTION\_REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note:	The value written to the TMR0 register
	can be adjusted, in order to account for
	the two in struction cycle del ay when
	TMR0 is written.

#### 22.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0 CKI pin. T he incrementing edge is determined by the T0SE bit in the OPTION REG register.

8-Bit Counter mode using the T0CKI pin is selected by setting the T0CS bit in the OPTON\_REG register to 1'.

## 22.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A single software programmable prescaler is available for use with eith er T imer0 or th e W atchdog T imer (WDT), but not both si multaneously. Th e pre scaler assignment i s c ontrolled b y t he PSA b it i n th e OPTION\_REG regi ster. T o assign the pre scaler to Timer0, the PSA bit must be cleared to '0'.

There are eight p rescaler opt ions f or th e T imer0 module ranging from 1:2 to 1:256. The prescale values are s electable v ia the PS<2: 0> bits i n th e OPTION\_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler m ust be disabled by setting the PSA bit in the OPTION\_REG register.

The prescal er is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register will clear the prescaler.

#### 22.1.4 SWITCHING PRESCALER BETWEEN TIMER0 AND WDT MODULES

As a result of having the prescaler assigned to either Timer0 or the W DT, it is possible to generate an unintended d evice reset when switching prescaler values. When changing the prescaler assignment from Timer0 to the WDT module, the instruction sequence shown in Example 22-1 must be executed.

## EXAMPLE 22-1: CHANGING PRESCALER (TIMER0 $\rightarrow$ WDT)

BANKSELTMR0; CLRWDT ;Clear WDT CLRFTMR0;Clear TMR0 and ;prescaler BANKSELOPTION\_REG; BSF OPTION\_REG,PSA;Select WDT CLRWDT ; ; MOVLWb'11111000';Mask prescaler ANDWFOPTION\_REG,W;bits IORLWb'00000101';Set WDT prescaler MOVWFOPTION\_REG;to 1:32

When ch anging the p rescaler assignment f rom t he WDT to the Timer0 m odule, the following instruction sequence must be executed (refer to Example 22-2).

## EXAMPLE 22-2: CHANGING PRESCALER (WDT $\rightarrow$ TIMER0)

CLRWDT ;Clear WDT and ;prescaler BANKSELOPTION\_REG; MOVLWb'11110000';Mask TMR0 select and ANDWFOPTION\_REG,W;prescaler bits IORLWb'00000011';Set prescale to 1:16 MOVWFOPTION\_REG;

## 22.1.5 TIMER0 INTERRUPT

Timer0 will ge nerate an interrupt when the TM R0 register overflows from FFh to 00h. The T0IF interrupt flag bit in the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The T0IF bit can only be cleared in software. The Timer0 interrupt enable is the T0IE bit in the INTCON register.

Note:	The Timer0 i nterrupt ca nnot w ake the
	processor from Sleep since the timer is
	frozen during Sleep.

## 22.1.6 USING TIMER0 WITH AN EXTERNAL CLOCK

When Timer0 is in Counter mode, the synchronization of the T 0CKI in put and the Timer0 r egister is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the int ernal pha se clocks. Therefore, the h igh and low periods of the e xternal clock s ource must me et the t iming r equirements as shown in Section 4.0 "Electrical Characteristics".

## 22.1.7 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TM R0 register will remain unchanged while the processor is in Sleep mode.

## TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TOIE	INTE	IOCIE	T0IF	INTF	IOCIF	93
OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	76
TMR0	Timer0 Module Register						135*		
TRISGPA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	111

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the Timer0 module.

\* Page provides register information.


## 23.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer with the following features:

- 16-bit timer register pair (TMR1H:TMR1L)
- Readable and Writable (both registers)
- Selectable internal clock source
- 2-bit prescaler
- · Interrupt on overflow

Figure 23-1 is a block diagram of the Timer1 module.





## 23.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing timer which is accessed through the TMR1H:TMR1L register pair. Writes t o T MR1H or T MR1L d irectly update t he counter. The timer is incremented on every instruction cycle.

Timer1 is enabled by configuring the TMR1ON bit in the T1CON register. Table 23-1 displays the Timer1 enable selections.

## 23.2 Clock Source Selection

The TMR1CS bit in the T1CON register is used to select the clock source for T imer1. Table 23-1 dis plays the clock source selections.

### 23.2.1 INTERNAL CLOCK SOURCE

The TM R1H:TMR1L regi ster p air w ill inc rement on multiples of F  $_{OSC}$  or  $~F_{OSC}/4$  as determined by the Timer1 prescaler.

As an example, when the F<sub>OSC</sub> internal clock source is selected, the Timer1 register value will increment by four counts every instruction dock cycle.

## TABLE 23-1: CLOCK SOURCE SELECTIONS

TMR1CS Clock Source	
1	8 MHz system clock (F <sub>OSC</sub> )
0	2 MHz instruction clock (F <sub>OSC</sub> /4)

### 23.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock in put. The T1C KPS bits in the T1CON register control the prescale counter. The prescale c ounter is not direc tly readable or w ritable; however, the prescaler counter is œared upon a write to TMR1H or TMR1L.

## 23.4 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit in the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit in the T1CON register
- TMR1IE bit in the PIE1 register
- PEIE bit in the INTCON register
- · GIE bit in the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit sho uld be cleared be fore enabling interrupts.

## REGISTER 23-1: T1CON: TIMER1 CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0/	R/W-0
—	_	T1CKPS1	T1CKPS0	—	—	TMR1CS	TMR10N
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

bit 7-6	Unimplemented: Read as '0'
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
	11 =1:8 Prescale value 10 =1:4 Prescale value 01 =1:2 Prescale value 00 =1:1 Prescale value
bit 3-2	Unimplemented: Read as '0'
bit 1	TMR1CS: Timer1 Clock Source Control bit
	<ul> <li>1 = 8 MHz system clock (F<sub>OSC</sub>)</li> <li>0 = 2 MHz instruction clock (F<sub>OSC/4</sub>)</li> </ul>
bit 0	TMR10N: Timer1 On bit
	<ol> <li>1 = Enables Timer1</li> <li>0 = Stops Timer1, Clears Timer1 gate flip-flop</li> </ol>

### 23.5 Timer1 in Sleep

Unlike other standard mid-range Timer1 modules, the MCP19114/5 T imer1 mo dule onl y cl ocks from an internal system clock, and thus cannot run during Sleep mode nor can it be used to wake the device from this mode.

#### 23.6 Timer1 Control Register

The T imer1 C ontrol (T1 CON) re gister, sh own i n Register 23-1, is used to control Timer1 and select the various features of the Timer1 module.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	T0IE	INTE	IOCE	T0IF	INTF	IOCF	93
PIE1	-	ADIE	BCLIE	SSPIE	CC2IE	CC1IE	TMR2IE	TMR1IE	94
PIR1	_	ADIF	BCLIF	SSPIF	CC2IF	CC1IF	TMR2IF	TMR1IF	96
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								137*
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register							137*	
T1CON			T1CKPS1	T1CKPS0	_	_	TMR1CS	TMR10N	138

TABLE 23-2: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

\* Page provides register information.

NOTES:

## 24.0 TIMER2 MODULE

The Timer2 module is an 8-bit timer with the following features:

- 8-bit timer register (TMR2)
- 8-bit period register (PR2)
- Interrupt on TMR2 match with PR2
- Software programmable prescaler (1:1, 1:4, 1:16)

Refer to Figure 24-1 for a block diagram of Timer2.

## 24.1 Timer2 Operation

The clock in put to the Timer2 module is the system clock ( $F_{OSC}$ ). The clock is fed into the Timer2 prescaler, which h as prescale options of 1:1, 1:4 or 1:16. The output of the prescaler is then used to increment the TMR2 register.

The values of TMR2 and PR2 are constantly compared to determine when they match. TMR2 will in crement from 0 0h until it matches the value in PR2. When a match o ccurs, TM R2 is reset t o 00 h on the nex t increment cycle.

FIGURE 24-1: TIMER2 BLOCK DIAGRAM

The match output of the Timer2/PR2 comparator is used to set the TMR2IF interrupt flag bit in the PIR1 register.


The TMR2 and PR2 registers are both fully readable and writable. On any Reset, the TMR2 register is set to 00h and the PR2 register is set to FFh.

Timer2 is turned on by setting the TMR2ON bit in the T2CON register to a '1'. Timer2 is turned off by clearing the TMR2ON bit to a '0'.

The Timer2 prescaler is controlled by the T2CKPS bits in t he T 2CON r egister. Th e pr escaler co unter ar e cleared when:

- A write to TMR2 occurs.
- A write to T2CON occurs.
- Any device reset occurs (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset).

Note: TMR2 i s no t c leared w hen T 2CON is written.



## 24.2 Timer2 Control Register

### REGISTER 24-1: T2CON: TIMER2 CONTROL REGISTER

U-0	U-0	U-0 U-0		U-0	R/W-0	R/W-0	R/W-0				
_			—	—	TMR2ON	T2CKPS1	T2CKPS1				
bit 7											
Legend:											
R = Readable bit W = Writable bi			bit	U = Unimplemented bit, read as '0'							
u = Bit is unchanged x = Bit is unkno			nown	-n = Value at	POR						
'1' = Bit is set '0' = Bit is cleared			ared								
bit 7-3	Unimplemented: Read as '0'										
bit 2	TMR2ON: Timer2 On bit										
	1 = Timer2 is on										
	0 = Timer2 is off										
bit 1-0 T2CKPS<1:0>: Timer2 Clock Prescale Select bits											
00 =Prescaler is 1											
	01 =Prescale	01 =Prescaler is 4									

TABLE 24-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	T0IE	INTE	IOCE	T0IF	INTF	IOCF	93
PIE1	_	ADIE	BCLIE	SSPIE	CC2IE	CC1IE	TMR2IE	TMR1IE	94
PIR1	_	ADIF	BCLIF	SSPIF	CC2IF	CC1IF	TMR2IF	TMR1IF	96
PR2	Timer2 Module Period Register								141*
T2CON	_	_	—	_	_	TMR2ON	T2CKPS1	T2CKPS0	142
TMR2	Holding Register for the 8-bit TMR2 Time Base							141*	

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for Timer2 module.

\* Page provides register information.

10 =Prescaler is 8 11 =Prescaler is 16


## 25.0 ENHANCED PWM MODULE

The PWM module implemented on the MCP19114/5 is a scaled-down version of the Capture/Compare/PWM (CCP) module fo und i n s tandard m id-range microcontrollers. The module only features the PWM module, w hich i s s lightly m odified f rom st andard mid-range m icrocontrollers. In the MCP1 9114/5, th e PWM module is used to generate the system clock or system o scillator. This system clock c an control the MCP19114/5 switching frequency, as well as set the maximum allowable dut y cy cle. The PWM module does not continuously adjust the duty cycle to control the output voltage. This is accomplished by the analog control loop and associated circuitry.

## 25.1 Standard Pulse-Width Modulation Mode

The CCP will only function in PWM mode. The PWM signal is us ed to s et the op erating frequency and maximum al lowable du ty cy cle of t he MC P19114/5. Figure 25-1 i s a s nippet of t he M CP19114/5 bl ock diagram sh owing t he PWM si gnal from the C CP module.

#### FIGURE 25-1: MCP19114/5 SNIPPET SHOWING SYSTEM CLOCK FROM PWM MODULE



There are two modes of operation that concern the system c lock P WM s ignal. T hese modes are Stand-Alone (no n-frequency s ynchronization) an d Frequency Synchronization.

## 25.1.1 STAND-ALONE (NON-FREQUENCY SYNCHRONIZATION) MODE

When the M CP19114/5 is running st and-alone, the PWM s ignal functions a sthe system clock. It is operating at the programmed switching frequency with a programmed maximum duty cycle ( $D_{CLOCK}$ ). The programmed maximum duty cycle is not adjusted on a cycle-by-cycle basist o control the M CP19114/5 system output. The required duty cycle ( $D_{PDRVON}$ ) to control the output is a djusted by the MC P19114/5 analog control loop and as sociated circuitry.  $D_{CLOCK}$ 

## EQUATION 25-1:

 $D_{BUCK} < l - D_{CLOCK}$ 

#### 25.1.2 SWITCHING FREQUENCY SYNCHRONIZATION MODE

The MCP19114/5 can be programmed to be switching frequency MASTER or SLAVE devices. The MASTER device functions as described in Section 25.1.1 "Stand-Alone (No n-Frequency Synchronization) Mode" with the exception of the system clock also being applied to GPA1.

A S LAVE d evice will r eceive t he MA STER sy stem clock on G PA1. This MASTER sy stem c lock will be OR'ed with the out put of the TIMER2 mo dule. This OR'ed s ignal w ill latch PW MRL int o PWM RH an d PWMPHL into PWMPHH.


Figure 25-1 shows a simplified block diagram of the CCP module in PWM mode.

The PWMPHL register allows for a phase shift to be added to the SLAVE system clock.

It is desired to have the MCP19114/5 SLAVE device's system cl ock s tart po int sh ifted b y a programmed amount from the MASTER system clock. This SLAVE phase s hift is s pecified by w riting to the PWM PHL register. The SLAVE phase shift can be calculated by using the following equation.


### **EQUATION 25-2:**

 $SLAVE_{PHASE SHIFT} = PWMPHL \times T_{OSC} \times (T_{PRESCALE VALUE})$ 



A PWM output (Figure 25-2) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

#### FIGURE 25-2: PWM OUTPUT



### 25.1.3 PWM PERIOD

The PW M p eriod is specified by writing to the PR 2 register. The PWM period can be calculated using the following equation.

## **EQUATION 25-3:**

```
PWM_{PERIOD} = [[PR2] + 1 \times T_{OSC} \times (J^2 PRESCALE VALUE)]
```

When TMR2 is equal to PR2, the following two events occur on the next increment cycle:

- •T MR2 is cleared
- The PWM duty cycle is latched from PWMRL into PWMRH

## 25.1.4 PWM DUTY CYCLE (D<sub>CLOCK</sub>)

The PWM duty cycle (D<sub>CLOCK</sub>) is specified by writing to the PW MRL register. Up to 8-b it resolution is available. The following equation is used to calculate the PWM duty cycle (D<sub>CLOCK</sub>).

#### **EQUATION 25-4:**

 $PWM_{DUTY CYCLE} = PWMRL \times T_{OSC} \times (T2_{PRESCALE VALUE})$ 

The PWMRL bits can be written to at any time, but the duty cycle value is not latched into PWMRH until after a match between PR2 and TMR2 occurs.

# 25.2 Operation During Sleep

When the device is placed in Sleep, the al located timer will not increment and the state of the module will not change. If the CLKPIN pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state.

#### TABLE 25-1: SUMMARY OF REGISTERS ASSOCIATED WITH PWM MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
MODECON	MSC1	MSC0	RFB	_	_	_		—	51
T2CON	_	_	-	—	—	TMR2ON	T2CKPS1	T2CKPS0	142
PR2	Timer2 Module Period Register					141			
PWMRL	PWM Register Low Byte					143*			
PWMPHL	Phase Shift Low Byte					143*			

**Legend:** — = Unimplemented locations, read as '0'. Shaded cells are not used by PWM mode.

\* Page provides register information.

NOTES:

# 26.0 DUAL CAPTURE/COMPARE (CCD) MODULE

The CCD module is implemented on the MCP19114/5. This module is a new module based on the standard CCP module. It has two capture and compare only register sets with no PWM function.

# 26.1 Capture Mode

In C apture mode, t he C CxRH:CCxRL regi ster s et captures the 16 -bit value of th e TMR1 register when an event occurs on the DIMI pin. An event is defined as one of the following:


- Every falling edge
- Every rising edge
- •E very 4<sup>th</sup> rising edge
- •E very 16<sup>th</sup> rising edge

The typ e of event is configured by control bit s CCxM3:CCxM0 (CCDCON<3:0> for register set 1 or CCDCON<7:4> for register set 2). When a capture is made, the interrupt request flag bit, CCxIF (PIR 1<2> for register set 1 or PIR1<3> for register set 2), is set. The interrupt f lag must be cleared in so ftware. If another capture occurs before the value in the register set is read, the old captured value is overwritten by the new value.

#### 26.1.1 CCX PIN CONFIGURATION

In C apture mode, the D IMI p in should be configured as an input by setting the TRIS bit for that pin.

**Note:** If the DIMI pin is configured as an output, a write to the p ort c an ca use a c apture condition.



#### 26.1.2 TIMER1 MODE SELECTION

Timer1 must be running off of the instruction clock for the CCD module to use the capture feature. If Timer1 is running off of the 8 MHz clock, the capture feature may not function correctly.

#### 26.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the enable for the capture interrupt clear in order to avoid false in terrupts and should clear the flag bit, C CxIF, following any such change in the operating mode.

# 26.1.4 CCD PRESCALER


There are four prescaler s ettings, s pecified by bits CCxM3:CCxM0. Whenever the CCD register set is disabled or not s et to Capture mode, the prescaler counter is cleared. Any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. It is recommended to disable the register set (CCxM3:0 = 0.0xx) prior to changing the prescaler value.

### 26.2 Compare Mode

In Compare mode, the 16-bit CCDRx register value is constantly compared a gainst the TM R1 register p air value. When a match occurs, the CMPx pin:

- Is driven high
- •I s driven low
- Toggles
- Remains unchanged



#### 26.2.1 CMPX PIN CONFIGURATION

The user must configure the CMPx pin as an output by clearing the TRIS bit for that pin.

Note: Clearing the C CxM<3:0> bits will set the CMPx compare output latch to the default state. This is not the G PIO pin data latch. The default state for set on match or toggle on match is 0 but the default state for clear on match is 1.

#### 26.2.2 TIMER1 MODE SELECTION

Timer1 must be running off of the instruction clock for the CCD module to use the compare feature. If Timer1 is running off of the 8 MHz clock, the compare feature may not function correctly.

# 26.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 p in is not affected. Th e C CP1IF bit is set, causing a CCx interrupt (if enabled).

The action on the pinis based on the value of the

control b its, CCxM 3:CCxM0. At the sa me t ime,

interrupt flag bit, CCP1IF, is set.

#### 26.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action. The Special Event Trigger output of CCD does not reset the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

**Note:** The S pecial Ev ent T rigger from the C CD module w ill no t se t th e in terrupt f lag bi t TMR1IF (bit 0 in the PIR1 register).

# 26.3 Dual Capture/Compare Register

The Dual Capture/Compare Module is a new module based on the standard CCP. It has no PWM function.

#### REGISTER 26-1: CCDCON: DUAL CAPTURE/COMPARE CONTROL MODULE

<b>Legend:</b> R = Readable bit		W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
Legend:							
1							
bit 7							bit 0
CC2M3	CC2M2	CC2M1	CC2M0	CC1M3	CC1M2	CC1M1	CC1M0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

'1' = Bit is set	'0' = Bit is cleared
bit 7-4	CC2M<3:0>: CC Register Set 2 Mode Select bits
	00xx = Capture/Compare off (resets the module)
	0100 = Capture mode, every falling edge
	0101 = Capture mode, every rising edge
	0110 = Capture mode, every 4 <sup>th</sup> rising edge
	0111 = Capture mode, every 16 <sup>th</sup> rising edge 1000 = Compare mode, set output on match (CC2IF bit is set)
	1000 = Compare mode, set output on match (CC2IF bit is set) 1001 = Compare mode, clear output on match (CC2IF bit is set)
	1010 = Compare mode, toggle output on match (CC2IF bit is set)
	1011 = Reserved
	11xx = Compare m ode, g enerate s oftware interrupt o n m atch (CC2IF bit i s s et, CM P2 p in is unaffected and configured as an I/O)
	1111 = Compare mode, trigger special event (CC2IF bit is set; CC2 does not reset TMR1 <sup>(1)</sup> and starts an A/D conversion, if the A/D module is enabled. CMP2 pin is unaffected and configured as an I/O port).
bit 3-0	CC1M<3:0>: CC Register Set 1 Mode Select bits
	00xx = Capture/Compare off (resets the module)
	0100 = Capture mode, every falling edge
	0101 = Capture mode, every rising edge
	0110 = Capture mode, every 4 <sup>th</sup> rising edge
	0111 = Capture mode, every 16 <sup>th</sup> rising edge
	1000 = Compare mode, set output on match (CC1IF bit is set)
	1001 = Compare mode, clear output on match (CC1IF bit is set) 1010 = Compare mode, toggle output on match (CC1IF bit is set)
	1010 - Compare mode, toggie output on match (CCTIP bit is set) 1011 = Reserved
	11xx = Compare m ode, g enerate s oftware interrupt o n m atch (CC1IF bit i s s et, CM P1 p in is unaffected and configured as an I/O)
	1111 = Compare mode, trigger special event (CC1IF bit is set; <b>CC1 resets TMR1 and starts an A/D</b> <b>conversion, if the A/D module is enabled</b> . CMP1 pin is unaffected and configured as an I/O port).


**Note 1:** When the Compare interrupt is set, a PIC will typically reset TMR1. This module does NOT reset TMR1.

NOTES:

# 27.0 PWM CONTROL LOGIC

The PWM C ontrol Log ic implements st andard comparator modules to ide ntify events such as input undervoltage, in put overvoltage and desaturation detection. The control logic takes action in hardware to appropriately en able/disable the ou tput drive (PDRV/SDRV), a s we II as to s et c orresponding interrupt flags to be read by software. This control logic also defines normal PWM operation. For definition of individual b its w ithin t he control I ogic, refer to the Special Function Register (SFR) sections.





NOTES:


# 28.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

# 28.1 MSSP Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices m ay be Serial EEPROMs, s hift registers, display drivers, A/D converters, etc. The MSSP module in the MC P19114/5 only op erates in Inter-Integrated Circuit ( $I^2C$ ) mode. The I<sup>2</sup>C in terface s upports the following modes and features:


- •M aster mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited Multi-Master support
- 7-bit and 10-bit addressing
- · Start and Stop interrupts
- · Interrupt masking
- · Clock stretching
- · Bus collision detection
- · General call address matching
- · Dual Address masking
- · Address Hold and Data Hold modes
- · Selectable SDA hold times

Figure 28-1 is a blo ck dia gram of the  $I^2C$  i nterface module in Master mode. Figure 28-2 is a diagram of the  $I^2C$  interface module in Slave mode.



### FIGURE 28-1: MSSP BLOCK DIAGRAM (I<sup>2</sup>C MASTER MODE)

#### FIGURE 28-2: MSSP BLOCK DIAGRAM (I<sup>2</sup>C SLAVE MODE)



# 28.2 I<sup>2</sup>C MODE OVERVIEW

The Inter-Integrated Circuit Bus  $(I^2C)$  is a multi-master serial data communication bus. Devices communicate in a m aster/slave en vironment, w here th e m aster devices initiate the communication. A Slave device is controlled through addressing.

The I<sup>2</sup>C bus specifies two signal connections:

- Serial Clock (SCL)
- Serial Data (SDA)

Both the SCL and SDA connections are bid irectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a lo gical z ero; I etting the line fl oat i s considered a logical one.

Figure 28-3 shows a ty pical connection between two devices configured as master and slave.

The I<sup>2</sup>C bus can op erate with one or mo re master devices and one or more slave devices.

There are four potential modes of operation for a given device:

- Master Transmit mode
   (master is transmitting data to a slave)
- Master Receive mode (master is receiving data from a slave)
- •S lave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode
   (slave is receiving data from a master)


To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. Th is is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mo de a nd th e s lave c ontinues in the complement, e ither in Receive mo de o r T ransmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDA line, while the SCL line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

FIGURE 28-3:

#### I<sup>2</sup>C MASTER/ SLAVE CONNECTION



The Ack nowledge bit ( $\overline{AC K}$ ) is an active-low signal, which ho lds t he SDA I ine lo w to in dicate to the transmitter that the s lave dev ice has received the transmitted data and is ready to receive more.

The transition of a d ata bit is always performed while the SCL line is held low. Transitions that occur while the SCL line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, it repeatedly sends out a byte of data, with the slave responding after each byte with an ACK bit. In this example, the master d evice is in Ma ster T ransmit m ode, and th e slave is in Slave Receive mode.

If the master in tends to read from the slave, it repeatedly receives a byte of data from the slave and responds after each byte with an  $\overline{ACK}$  b it. In this example, the master device is in Master Receive mode, and the slave is Slave Transmit mode.

On the last by te of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last A CK bit. A Stop bit is indicated by a low-to-high transition of the SD A line, while the SCL line is held high.

In s ome cases, t he m aster m ay want t o ma intain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in Receive mode.

The I<sup>2</sup>C bus specifies three message protocols:

- Single message where a master writes data to a slave
- Single message where a master reads data from a slave
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves

When one device is transmitting a logical one, or letting the lin e flo at, and a sec ond device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCL line, is called clock stretching. Clock stretching gives slave devices a me chanism to control the flow of data. When this detection is used on the SDA line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

# 28.2.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of C lock S tretching. An add ressed s lave device may hold the SCL clock line low after receiving or sending a b it, in dicating that it is not y et ready to continue. The master that is communicating with the slave will attempt to raise the SCL line in ord er to transfer the next bit, but will detect that the clock line has no t yet bee n released. Bec ause the SC L connection is open-drain, the slave has the ability to hold that li ne low until it is read y to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

#### 28.2.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, tw o ma ster de vices m ay try t o in itiate a transmission at or about the same time. When this occurs, the process of arbitration b egins. Eac h transmitter checks the level of the SDA d ata line and compares it to the level that it expects to find. The first transmitter to observe that the two levels don't match, loses arbitration and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that los es arbitration and must stop driving the SDA line. If this transmitter is also a master device, it must also stop driving the SCL line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with its original tran smission. I t can do s o w ithout an y complications, because so far the transmission appears exactly as expected, with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but th is is I ess common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower sl ave a ddress al ways wins arbitration. When two master devices send messages to the s ame s lave address, and ad dresses ca n sometimes re fer to multiple s laves, the arb itration process must continue into the data stage.

Arbitration us ually oc curs v ery rare ly, b ut i t is a necessary process for proper multi-master support.

# 28.3 I<sup>2</sup>C MODE OPERATION

All M SSP I  ${}^{2}$ C communication is by te-oriented a nd shifted ou t M Sb fi rst. Six SFR registers a nd two interrupt flags i nterface t he module with the PIC microcontroller and with the user's software. Two pins, SDA and SC L, are exercised by the module to communicate with other external I ${}^{2}$ C devices.

## 28.3.1 BYTE FORMAT

All communication in  $I^2C$  is done in 9-bit segments. A byte is sent from a Master to a S lave or vice versa, followed by an Ack nowledge bit s ent back. After the 8<sup>th</sup> falling edge of the SCL line, the device outputting data on the SDA c hanges that pin to an inp ut and reads in an ac knowledge value on the next cl ock pulse.

The clock signal, SCL, is provided by the master. Data is v alid to ch ange w hile the SC L si gnal i s lo w, an d sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, exp lained in the foll owing sections.

# 28.3.2 DEFINITION OF I<sup>2</sup>C TERMINOLOGY

There is language and terminology in the description of I<sup>2</sup>C communication that have definitions specific to I<sup>2</sup>C. Su ch w ord us age is defined in Table 28-1 and may be us ed in the re st of this doc ument without explanation. The information in this table was adapted from the Philips I<sup>2</sup>C specification.

#### 28.3.3 SDA AND SCL PINS

Selecting any  $I^2C$  mode with the SSPEN bit set forces the SCL and SDA pins to be op en-drain. These pins should b e set by the us er to inputs by s etting th e appropriate TRIS bits.

Note:	Data is ti ed t o output zero w hen an I <sup>2</sup> C				
	mode is enabled.				

#### 28.3.4 SDA HOLD TIME

The hold time of the SDA pin is selected by the SDAHT bit in the SSPCON3 register. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

Term	Description
Transmitter	The device which shifts data out onto the bus
Receiver	The device which shifts data in from the bus
Master	The device that initiates a transfer, generates clock signals and terminates a transfer
Slave	The device addressed by the master
Multi-Master	A bus with more than one device that can initiate data transfers
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus
ldle	No master is controlling the bus and both SDA and SCL lines are high
Active	Any time one or more master devices are controlling the bus
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPADDx
Write Request	Slave receives a matching address with $R/\overline{W}$ bit clear and is ready to clock in data
Read Request	Master sends an address byte with the $R/\overline{W}$ bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus holds SCL low to stall communication
Bus Collision	Any time the SDA line is sampled low by the module while it is outputting and expected high state

# TABLE 28-1: I<sup>2</sup>C BUS TERMS

### 28.3.5 START CONDITION

The I<sup>2</sup>C spe cification defines a Start condition as a transition of SDA from a high to a low state, while SCL line is high. A S tart condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 28-4 shows the wave forms for Start and Stop conditions.

A b us collision c an oc cur on a Start c ondition if the module samples the SDA line low before as serting it low. This does not conform to the  $I^2C$  Specification that states no bus collision can occur on a Start.

#### 28.3.6 STOP CONDITION

A Stop condition is a tran sition of the SDA line from low-to-high state while the SCL line is high.

Note: At le ast one SCL low tim e m ust appear before a Stop is valid. Therefore, if the SDA line goes low then high again while the SCL line st ays h igh, o nly th e S tart co ndition i s detected.

### 28.3.7 RESTART CONDITION


A Restart is valid a ny t ime that a S top is valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave.

In 10-bit Addressing Slave mode, a Restart is required for the ma ster to cl ock dat a out of the add ressed slave. O nce a slave h as been f ully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/W bit s et. The slave logic will then hold the clock and prepare to clock out data.


After a full match with  $R/\overline{W}$  clear in 10-bit mode, a prior match flag is set and ma intained. Until a S top condition, a high address with  $R/\overline{W}$  clear or a high address match fails.

#### 28.3.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits in the SSPCON3 register can enable the generation of an in terrupt in Slave modes that do not typically support this function. These bits will have no effect on slave modes where interrupt on Start and Stop detect are already enabled.







### 28.3.9 ACKNOWLEDGE SEQUENCE

The 9<sup>th</sup> SCL pulse for any transferred byte in  $I^2C$  is dedicated as a n Ac knowledge. It a llows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA I ine lo w, in dicating to the transmitter th at the device has received the transmitted data and is ready to receive more.

The result of an  $\overline{ACK}$  is placed in the ACKSTAT bit in the SSPCON2 register.

Slave software, when the AH EN and DHEN bits are set, allows the user to set the ACK value sent back to the tra nsmitter. The AC KDT bit in the SSPCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits in the SSPCON3 register are clear.

There are certain conditions where an ACK will not be sent by the slave. If the BF bit in the SSPSTAT register or the SSPOV bit in the SSPCO N1 register are s et when a byte is received, the ACK will not be sent.

When the module is ad dressed, after the 8<sup>th</sup> falling edge of SCL on the b us, the ACKTIM b it in the SSPCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM status bit is only active when the AHEN or DHEN bits are enabled.

# 28.4 I<sup>2</sup>C SLAVE MODE OPERATION

The M SSP SI ave m ode ope rates in o ne of the four modes selected in the SSPM b its in SSPCON1 register. The m odes can be di vided into 7-bit and 10-bit Add ressing m ode. 10-b it Ad dressing mode operates the same as 7-b it, w ith some add itional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operate the same a s th e o ther m odes, wit h SSPIF ad ditionally getting set upon detection of a Start, Restart, or S top condition.

#### 28.4.1 SLAVE MODE ADDRESSES

The SSP ADD reg ister contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is g iven to the so ftware that anything happened.

The SSPMSK1 register affects the address matching process. R efer to **Section 28.4.10** " **SSPMSK1 Register**" for more information.

#### 28.4.2 SECOND SLAVE MODE ADDRESS

The SSPADD2 register contains a se cond 7-bit Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPBUF re gister and an int errupt i s generated. If the value does n ot match, the module goes idle and no indication is given to the software that anything happened.

The SSPMSK2 register affects the address matching process. R efer to **Section 28.4.10** " **SSPMSK1 Register**" for more information.

#### 28.4.2.1 I<sup>2</sup>C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

#### 28.4.2.2 I<sup>2</sup>C Slave 10-bit Addressing Mode

In 10-b it Ad dressing mode, the f irst received by te is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and are stored in bits 2 and 1 in the SSPADD register.

After the high byte has been acknowledged, the UA bit is set and SC L is held low un til the us er upd ates SSPADD with the low address. The low address byte is clocked in and all 8 bits are compared to the low address value in SSPADD. Even if there is no address match, SSPIF and UA are set, and SCL is held low until SSPADD is updated to receive a high byte again. When SSPADD is up dated, the U A bit is cleared. This ensures the m odule is ready to receive the high address byte on the next communication.

A high and I ow address match as a write request is required at t he start o fal I 1 0-bit a ddressing communication. A tran smission c an be i nitiated b y issuing a R estart once the slave is a ddressed, and clocking in the high address with the R/W bit set. The slave h ardware w ill th en a cknowledge th e rea d request a nd prepare t o c lock o ut d ata. Th is is o nly valid for a slave after it has received a complete high and low address-byte match.

#### 28.4.3 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of a matching received address byte is clear, the  $R/\overline{W}$  bit in the SSPSTAT register is cleared. The received a ddress is loaded i nto the SSPBUF register and acknowledged.

When an ov erflow condition e xists f or a re ceived address, then Not Acknowledge is given. An overflow condition is defined as either bit BF in the SSPSTAT register is set, or bit SSPOV in the SSPCON1 register is set. The BOEN bit in the SSPCON3 register modifies this op eration. F or m ore in formation, re fer to Register 28-4. An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPIF, must be cleared by software.

When the SEN bit in the SSPCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit in the SSPCON1 register, except sometimes in 10-bit mode.

#### 28.4.3.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an  $1^2$ C Slave in 7-bit Add ressing mode, in cluding all decisions made by hardware or software and their effect on reception. Figures 28-5 and 28-6 are used as a visual reference for this description.

This is a step-by-step process of what typically must be done to accomplish  $I^2C$  communication.

- 1. Start bit detected.
- 2. S bit in the SSPSTAT register is set; SSPIF is set if interrupt on Start detect is enabled.
- 3. Matching address with  $R/\overline{W}$  bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSPIF bit.
- 5. Software clears the SSPIF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. If SEN = 1, S lave s oftware se ts C KP bit to release the SCL line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDA I ow sending an ACK to the master, and sets SSPIF bit.
- 10. Software clears SSPIF.
- 11. Software reads the received byte from SSPBUF clearing BF.
- 12. Steps 8–12 are repeated for all received bytes from the Master.
- 13. Master sends Stop condition, setting P bit in the SSPSTAT register, and the bus goes idle.

# 28.4.3.2 7-bit Reception with AHEN and DHEN


Slave dev ice rec eption with AH EN and DHEN s et operates the same as without these options with extra interrupts an d cl ock s tretching a dded af ter the 8 <sup>th</sup> falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants the ACK to receive add ress or da ta by te, rather than the hardware.

This list describes the steps that need to be taken by slave s oftware to use the se o ptions for I  $^{2}C$  communication. Figure 28-7 displays a mo dule using both a ddress and da ta holding. Figure 28-8 i ncludes the op eration w ith the SEN bit t in the SSPCON2 register set.


- 1. S bit in the SSPSTAT register is set; SSPIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPIF is set and CKP cleared after the 8<sup>th</sup> falling edge of SCL.
- 3. Slave clears the SSPIF.
- 4. Slave can lo ok at the A CKTIM bit in the SSPCON3 register to determine if the SSPIF was after or before the ACK.
- 5. Slave reads the ad dress value from SSPBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an  $\overline{ACK}$ , not after a NACK.
- 9. If SEN = 1 the slave h ardware will stretch the clock after the ACK.
- 10. Slave clears SSPIF.


**Note:** SSPIF is still set after the 9<sup>th</sup> falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to Master is SSPIF not set.


- 11. SSPIF set and CKP deared after 8<sup>th</sup> falling edge of SCL for a received data byte.
- 12. Slave loo ks at ACKTIM bit in the SSPCON3 register to determine the source of the interrupt.
- 13. Slave re ads t he received d ata from SSPBUF clearing BF.
- 14. Steps 7–14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1 or the m aster sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit in the SSPSTAT register.



DS20005281A-page 160







#### 28.4.4 SLAVE TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit in th e SSPSTAT re gister is s et. The rec eived a ddress i s loaded into the SSPBUF register and an ACK pulse is sent by the slave on the 9<sup>th</sup> bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low. Refer to **Section 28.4.7 "Clock Stretching"** for more details. By stretching the clock, the master will be unable to assert another clock pulse un til the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then the SCL pin should be released by setting the CKP bit in the SSPCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the 9<sup>th</sup> SCL input pulse. This ACK value is copied to the ACKSTAT bit in the SSPCON2 register. If ACKSTAT is set (not ACK), the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes idle and waits for another occurrence of th e S tart bit. If the SDA line was low (ACK), the next transmit dat a must be loaded into the SSPBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared by software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the 9<sup>th</sup> clock pulse.

#### 28.4.4.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit in the SSPCON3 register is set, the BCLIF bit in the PIR register is set. Once a bus collision is de tected, t he sl ave g oes id le a nd w aits t o be addressed again. Th e us er's software c an u se th e BCLIF bit to handle a slave bus collision.

#### 28.4.4.2 7-bit Transmission


A master device can transmit a read request to a slave and then it clocks data out of the slave. The list below outlines what software for a s lave will need to do to accomplish a standard transmission. Figure 28-10 can be used as a reference to this list.

- 1. Master se nds a S tart c ondition on SDA and SCL.
- 2. S bit in the SSPSTAT register is set; SSPIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPIF bit.
- 4. Slave h ardware generates an ACK and s ets SSPIF.
- 5. SSPIF bit is cleared by user.
- 6. Software read s t he re ceived a ddress from SSPBUF, clearing BF.
- 7.  $R/\overline{W}$  is set so CKP was automatically cleared after the  $\overline{ACK}$ .
- 8. The slave software loads the transmit data into SSPBUF.
- 9. CKP bit is set r eleasing S CL, a llowing t he master to clock the data out of the slave.
- 10. SSPIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.

Note 1: If the master ACKs, the clock will be stretched.

 ACKSTAT is the only bit updated on the rising edge of SCL (9<sup>th</sup>) rather than on the falling edge.

- 13. Steps 9–13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK, the clock is not held, but SSPIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



#### 28.4.4.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit in the SSPCON 3 register enables ad ditional clock st retching an d interrupt generation a fter t he 8 <sup>th</sup> falling ed ge of a received matching address. O nce a m atching address has been clocked in, CKP is cleared and the SSPIF interrupt is set.


Figure 28-11 displays a standard waveform of a 7-b it Address Slave Transmission with AHEN enabled.

- 1. Bus starts idle.
- 2. Master sends Start condition; the S bit in the SSPSTAT register is set; SSPIF is set if interrupt on Start detect is enabled.
- Master s ends matching add ress with R/W bit set. After the 8<sup>th</sup> falling edge of the SCL line, the CKP bit is c leared an d SSPIF in terrupt is generated.
- 4. Slave software clears SSPIF.
- 5. Slave s oftware reads <u>ACKTIM</u> bit in the SSPCON3 register and R/W and D/A bits in the SSPSTAT register to determine the source of the interrupt.
- 6. Slave rea ds th e ad dress value from the SSPBUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets ACKDT bit in the SSPCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCL.
- 9. Master clocks in the  $\overline{ACK}$  value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPIF.
- 12. Slave loads value to transmit to the master into SSPBUF setting the BF bit.

Note: SSPBUF cannot be loaded until after the  $\overline{ACK}$ .

- 13. Slave sets CKP bit releasing the clock.
- 14. Master clocks out the data from the slave and sends an  $\overline{ACK}$  value on the 9<sup>th</sup> SCL pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit in the SSPCON2 register.
- 16. Steps 1 0–15 are repe ated for e ach by te transmitted to the master from the slave.
- 17. If the m aster s ends a not  $\overline{ACK}$ , the s lave releases the bus allowing the master to send a Stop and end the communication.

**Note:** Master must send a not ACK on the last byte to ensure that the slave releases the SCL line to receive a Stop.



#### 28.4.5 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an  $I^2C$  Slave in 10-bit Addressing mode.

Figure 28-12 is us ed as a v isual reference for this description.

This is a step-by-step process of w hat must be done by slave software to accomplish  $I^2C$  communication.

- 1. Bus starts idle.
- Master sends Start condition; S bit in the SSP-STAT register is set; SSPIF is set if interrupt on Start detect is enabled.
- Master sends matching high address with R/W bit clear; UA bit in the SSPSTAT register is set.
- 4. Slave sends ACK and SSPIF is set.
- 5. Software clears the SSPIF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. Slave loa ds low ad dress into SSPADD, releasing SCL.
- 8. Master sends matching low-address byte to the Slave; UA bit is set.

**Note:** Updates to the SSP ADD register are n ot allowed until after the ACK sequence.

9. Slave sends ACK and SSPIF is set.


Note: If the low ad dress does not match, SSPIF and U A are sti II set so that the s lave software can set SSPADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Slave clears SSPIF.
- 11. Slave re ads t he received m atching address from SSPBUF clearing BF.
- 12. Slave loads high address into SSPADD.
- Master c locks a dat <u>a by</u> te t o th e sl ave an d clocks out the slave's ACK on the 9<sup>th</sup> SCL pulse; SSPIF is set.
- 14. If SEN bit in the SSPCON2 register is set, CKP is cl eared by ha rdware and the clock is stretched.
- 15. Slave clears SSPIF.
- 16. Slave rea ds the re ceived b yte from SSPBUF clearing BF.
- 17. If SEN is set, the slave sets CKP to release the SCL.
- 18. Steps 13–17 are re peated for each re ceived byte.
- 19. Master sends Stop to end the transmission.

#### 28.4.6 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception us ing 10 -bit ad dressing w ith AH EN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low, is the same. Figure 28-13 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 28-14 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.



## FIGURE 28-12: I<sup>2</sup>C SLAVE, 10-BIT ADDRESS, RECEPTION (SEN = 1, AHEN = 0, DHEN = 0)

© 2014 Microchip Technology Inc





FIGURE 28-13: I<sup>2</sup>C SLAVE, 10-BIT ADDRESS, RECEPTION (SEN = 0, AHEN = 1, DHEN = 0)



### 28.4.7 CLOCK STRETCHING

Clock stre tching oc curs w hen a dev ice on the bus holds t he SCL li ne low, ef fectively p ausing communication. The s lave m ay s tretch th e clo ck to allow more time to handle data or prepare a response for t he master device. A ma ster d evice is no t concerned with stretching, as it is stretching anytime it is a ctive on the bus and not transferring d ata. An y stretching don e by a s lave is in visible to th e m aster software and handled by the hardware that generates SCL.

The CKP bit in the SSPCO N1 register is u sed to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCL line to go low and t hen hold it. S etting CKP will release SCL and allow more communication.

#### 28.4.7.1 Normal Clock Stretching

Following a n  $\overrightarrow{ACK}$ , if t he R/W bit i n the SSP STAT register is s et, cau sing a read req uest, the s lave hardware will clear CKP. This allows the slave time to update SSPBUF with data to transfer to the master. If the SEN bit in the SSPCON2 register is set, the slave hardware will always stretch the clock after the  $\overrightarrow{ACK}$ sequence. Once the slave is read y, C KP is set by software and communication resumes.

- Note 1: The BF bit has no effect on whether the clock will be str etched or n ot. This is different t han p revious versions of the module that would not stretch the clock or clear C KP, if SSPBUF was read before the 9<sup>th</sup> falling edge of SCL.
  - Previous versions of the module did not stretch the clock for a tran smission if SSPBUF was loaded before the 9<sup>th</sup> falling edge of SCL. It is now always cleared for read requests.

#### 28.4.7.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCL is s tretched w ithout C KP being cl eared. SCL is released immediately after a write to SSPADD.

Note:	Previous versions of the module did not				
	stretch the clock if the	second	address		
	byte did not match.				


#### 28.4.7.3 Byte NACKing

When AHEN bit in the SSPCON3 register is set, CKP is cleared by hardware after the 8<sup>th</sup> falling edge of SCL for a received matching address byte. When DHEN bit in the SSPCON3 register is set, CKP is cleared after the 8<sup>th</sup> falling edge of SCL for received data.

Stretching after the 8<sup>th</sup> falling edge of SCL allows the slave to look at the received ad dress or d ata and decide if it wants to ACK the received data.

#### 28.4.8 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the C KP bit is cleared, the module will wait for the SCL line to go low and then hold it. However, clearing the CKP bit will not assert the SCL output low until the SC L out put is alre ady sam pled low. Therefore, the CKP bit will not assert the SCL line until an external I<sup>2</sup>C m aster d evice has already a sserted the SCL line. The SCL output will remain low until the CKP bit is s et and all o ther devices on the I<sup>2</sup>C b us have released S CL. This ensures that a w rite to the CKP bit will not violate the mi nimum hig h tim e requirement for SCL (refer to Figure 28-16).



#### FIGURE 28-15: CLOCK SYNCHRONIZATION TIMING

#### 28.4.9 GENERAL CALL ADDRESS SUPPORT


The addressing procedure for the  $I^2C$  bus is such that the f irst b yte af ter the Start condition u sually determines which device will be the s lave addressed by the master device. The exception is the general call address w hich can ad dress all de vices. W hen thi s address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the  $I^2C$  pro tocol, defined as a ddress 0x0 0. Wh en th e GCEN bit in the SSPCON2 register is set, the slave module will automatically  $\overrightarrow{AC}$  K t he reception of this address re gardless of the v alue stored in SSPADD. After the slave clocks in an ad dress of all zeros with the R/W bit clear, an interrupt is generated and slave software c an rea d SSPBUF an d res pond. Figure 28-17 shows a ge neral ca II re ception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit in the SSPCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8<sup>th</sup> falling edge of SCL. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.





#### 28.4.10 SSPMSK1 REGISTER

An SSP Mask (SSPMSK1) register is available in  $I^2C$ Slave mo de a s a m ask for the value h eld in th e SSPSR reg ister duri ng an address comparison operation. A zero ('0') bit in the SSPMSK1 register has the ef fect of m aking the c orresponding bit of th e received address a "don't care".

This register is res et to al I ' 1's up on an y R eset condition a nd, therefore, has no ef fect on st andard SSP operation until written with a mask value.

The SSPMSK1 register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSP mask has no effect during the reception of the first (high) byte of the address.

# 28.5 I<sup>2</sup>C MASTER MODE

Master m ode is en abled b y s etting and cle aring the appropriate SSPM bits in the SSPCON1 register and by setting the SSPEN bit. In Master mode, the SDA and SCK pins must be configured as inputs. The MSSP peripheral hardware will override the output driver TRIS controls when necessary, to drive the pins low.

The Master mode of operation is supported by interrupt generation on t he de tection of t he S tart an d S top conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit is set or the bus is idle.

In Fi rmware-Controlled Ma ster m ode, us er code conducts al I <sup>2</sup>C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user's software directly manipulating the SDA and SCL lines.

The following events will cause the SSP Interrupt Flag bit (SSPIF) to be set (SSP interrupt, if enabled):

- Start condition detected
- Stop condition detected
- Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated
  - Note 1: The MSSP module, when configured in I<sup>2</sup>C Master mode, does not allow queuing of events. F or in stance, the user is not allowed to ini tiate a Start condition and immediately write the SSPBUF register to initiate transmission bef ore the S tart condition is complete. In this case, the SSPBUF will n ot be written to and the WCOL bit will be set, in dicating that a write to the SSPBUF did not occur.
    - 2: When in M aster m ode, S tart/Stop detection is masked and an interrupt is generated w hen the SEN /PEN bit is cleared and the generation is complete.

# 28.5.1 I<sup>2</sup>C MASTER MODE OPERATION

The m aster de vice generates al I of the s erial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a R epeated Start condition. Since the Repeated Start condition is a lso the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.


In Master Transmit mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be lo gic '0'. S erial d ata is transmitted 8 bits at a time. After e ach byte is transmitted, an Acknowledge bit is received. Start and Stop conditions a re output to indicate the beginning and the end of a serial transfer.

In Master Receive mo de, the first byte trans mitted contains the slave address of the transmitting device (7 bits) and the  $R/\overline{W}$  bit. In this case, the  $R/\overline{W}$  bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to ind icate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each by te is received, an Ack nowledge b it is transmitted. S tart and S top c onditions in dicate the beginning and end of transmission.

A Bau d R ate G enerator is us ed to set the clock frequency o utput on SC L. Refe r to **Section 28.6 "Baud Rate Generator"** for more details.

#### 28.5.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, tra nsmit or R epeated S tart/Stop co ndition, releases the SCL pin (SCL allowed to float high). When the SCL pin is al lowed to float high, the Baud R ate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud R ate G enerator is relo aded with the co ntents of SSP ADD<7:0> and beg ins counting. T his en sures that the SCL high t ime w ill always be at least one BRG rollover count in the event that the cl ock is held low by an ex ternal dev ice (Figure 28-17).



#### FIGURE 28-17: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION

#### 28.5.3 WCOL STATUS FLAG

If the user writes the SSPBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is s et an d the c ontents of the bu ffer a re unchanged (the write d oes not oc cur). Any time the WCOL bit is set, it indicates that an action on SSPBUF was attempted while the module was not idle.

Note:	Because queuing of events is not allowed, writing to the lower 5 bits in the SSPCON2
	register is disabled until the Start condition is complete.


#### 28.5.4 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To in itiate a S tart c ondition, the us er sets the S tart Enable bit, SEN, in the SSPCON2 register. If the SDA and SC L p ins are sampled h igh, the Baud R ate Generator is reloaded w ith the contents of SSPADD<7:0> and s tarts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out ( $T_{BRG}$ ), the SDA pin is driven low. The action

#### FIGURE 28-18: FIRST START BIT TIMING

of the SDA being driven low while SCL is high is the Start condition and causes the S bit in the SSPSTAT1 register to be s et. Following th is, the Ba ud R ate Generator i s reloaded w ith t he c ontents o f SSPADD<7:0> and resumes its count. When the Baud Rate Generator times out ( $T_{BRG}$ ), the SEN bit in the SSPCON2 register wi II be au tomatically c leared b y hardware; th e Ba ud R ate G enerator i s s uspended, leaving the SDA line held low and the Start condition is complete.

- Note 1: If, at the beginning of the Start condition, the S DA and SC L p ins a re already sampled low , or if, duri ng th e Start condition, the SC L I ine is sampled I ow before the SDA line is driven low, a bus collision oc curs, the Bus C ollision Interrupt F lag, BCL IF, is set, the S tart condition is aborted and the I<sup>2</sup>C module is reset into its idle state.
  - **2:** The Philips I<sup>2</sup>C Specification states that a bus collision cannot occur on a Start.




# 28.5.5 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit in the SSPCON2 register is programmed high and the Master s tate ma chine is n o longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Ba ud R ate Generator c ount (T<sub>BRG</sub>). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be s ampled high for o ne T BRG. This action is the n followed by as sertion of the SDA pin (SDA = 0) for on e T <sub>BRG</sub> while SC L is hi gh. SCL is asserted I ow. F ollowing this, t he R SEN b it in the SSPCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SD A and SCL pins, the S bit in the SSPSTAT register will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
  - 2: A bus collision during the Repeated Start condition occurs if:
    - •SDA is sampled low when SCL goes from low to high.
    - •SCL goe s I ow bef ore SD A i s asserted low. Thi s m ay indicate that another master is attempting to transmit a data '1'.

### FIGURE 28-19: REPEAT START CONDITION WAVEFORM



### 28.5.6 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a d ata by te, a 7-bit ad dress or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full (BF) flag bit and allow the Baud Rate Generator to be gin co unting an d s tart the nex t transmission. Each bit of ad dress/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (T<sub>BRG</sub>). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for T<sub>BRG</sub>. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the 8<sup>th</sup> bit is shifted out (the falling edge of the 8<sup>th</sup> clock), the BF flag is cleared and the master releases the SDA. This allows the slave device being addressed to respond with an ACK bit during the 9<sup>th</sup> bit ti me if an add ress match occurred or if data was received properly. The status of ACK is written into the ACKSTAT bit on the rising edge of the 9<sup>th</sup> clock. If the master receives an Acknowledge, the Acknowledge Status bit (ACKSTAT) is cleared. If not, the bit is set. After the 9<sup>th</sup> clock, the SSPIF bit is set and the master c lock (Baud R ate G enerator) i s suspended until the next data byte is loaded into the SSPBUF, le aving SCL low an d SDA unc hanged (Figure 28-20).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SC L until all seven address bits and the R/W bit are completed. On the falling edge of the 8<sup>th</sup> clock, the master will release the SD A pin, al lowing the sl ave to respond with a n Acknowledge. On the falling edge of the 9<sup>th</sup> clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit in the SSPCON2 register. Foll owing the fall ing edge of th e 9<sup>th</sup> clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off unt il ano ther write to the SSPBUF t akes place, holding SCL low and allowing SDA to float.

#### 28.5.6.1 BF Status Flag

In Transmit mode, the BF bit in the SSPSTAT register is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

### 28.5.6.2 WCOL Status Flag

If the user write s the S SPBUF when a t ransmit is already in p rogress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

### 28.5.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit in the SSPCON2 register is cleared w hen th e s lave h as sent a n Acknowledge ( $\overrightarrow{AC K} = 0$ ) an d i s set when the slave does not Acknowledge ( $\overrightarrow{AC K} = 1$ ). A sl ave sends an Acknowledge w hen it has re cognized i ts a ddress (including a general c all) or w hen th e s lave has s properly received its data.

28.5.6.4 Typical transmit sequence:

- 1. The user generates a Start condition by setting the SEN bit in the SSPCON2 register.
- 2. SSPIF is set by hardware on completion of the Start.
- 3. SSPIF is cleared by software.
- 4. The MSSP module will wait the req uired s tart time before any other operation takes place.
- 5. The u ser I oads t he SSPBUF with the s lave address to transmit.
- 6. Address is shifted out the SDA pin until all 8 bits are tran smitted. Transmission beg ins as soon as SSPBUF is written to.
- The MSSP module shifts in the ACK bit from the slave d evice and w rites it s v alue in to th e ACKSTAT bit in the SSPCON2 register.
- The MSSP module generates an interrupt at the end of the 9<sup>th</sup> clock cycle by setting the SSPIF bit.
- 9. The user loads the SSPBUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all 8 bits are transmitted.
- 11. The MSSP module shifts in the  $\overline{ACK}$  bit from the slave d evice and w rites it s v alue in to the ACKSTAT bit in the SSPCON2 register.
- 12. Steps 8–11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by s etting th e PEN or R SEN bits in t he SSPCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



# 28.5.7 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable (RCEN) bit in the SSPCON2 register.

# Note: The M SSP m odule m ust be in a n id le state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and, upon each rollover, the state of the SCL pin changes (high to low/low to high) and data is shifted into the SSPSR. After the falling edge of the 8<sup>th</sup> clock, the receive enable flag is au tomatically c leared, th e c ontents of th e SSPSR are loaded into the SSPBUF, the BF flag bit is set, th e SSPIF fl ag bit is set and the Baud Rate Generator is su spended from counting, ho lding SC L low. The MSSP is now in id le state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is a utomatically cleared. The user c an the n send an Ac knowledge bit at th e end of re ception by setting the Ack nowledge Se quence Enable (ACKEN) bit in the SSPCON2 register.

#### 28.5.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

### 28.5.7.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF f lag bit is already set from a previous reception.

# 28.5.7.3 WCOL Status Flag

If the us er writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

#### 28.5.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit in the SSPCON2 register.
- 2. SSPIF is set by hardware on completion of the Start.
- 3. SSPIF is cleared by software.
- 4. User writes SSPBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDA pin until all 8 bits are tran smitted. Transmission beg ins as soon as SSPBUF is written to.
- 6. The MSSP module shifts in the ACK bit from the slave d evice and w rites it s v alue in to the ACKSTAT bit in the SSPCON2 register.
- The MSSP module generates an interrupt at the end of the 9<sup>th</sup> clock cycle by setting the SSPIF bit.
- 8. User sets the RCEN bit in the SSPON2 register and the Master clocks in a byte from the slave.
- 9. After the 8<sup>th</sup> falling edge of SCL, SSPIF and BF are set.
- 10. Master c lears SSPIF and reads the received byte from SSPUF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit in the SSPCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the Slave and SSPIF is set.
- 13. The user clears SSPIF.
- 14. Steps 8–13 are repeated for each received byte from the slave.
- 15. Master s ends a not  $\overline{ACK}$  or S top to end communication.



DS20005281A-page 180

0

#### 28.5.8 ACKNOWLEDGE SEQUENCE TIMING

An Ackn owledge segue nce is e nabled by setting the Acknowledge Sequenc e E nable (A CKEN) bit in the SSPCON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user s hould set the AC KDT bit before starting an Ac knowledge sequence. The Baud Rate G enerator then count s for on e rollov er period (T<sub>BRG</sub>) and the SCL pin is de asserted (pulled high). When the SCL pin is sam pled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the A CKEN bit is automatically clea red, the Baud Rate G enerator is turned off and the M SSP module then goes into Idle mode (Figure 28-22).

# 28.5.8.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, WCOL is set and the contents of the buffer are unchanged (the write does not occur).


# 28.5.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN, in the SSPCON2 register. At the end of a receive/transmit, t he SCL line is h eld I ow a fter th e falling edge of the 9<sup>th</sup> clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is s ampled low, th e Ba ud Rate G enerator i s reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and th en, one T <sub>BRG</sub> (Ba ud Ra te Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit in the SSPSTAT register, is set. A T<sub>BRG</sub> later, the PEN bit is cleared and the SSPIF bit is set (Figure 28-23).


# 28.5.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

# FIGURE 28-22: ACKNOWLEDGE SEQUENCE WAVEFORM







#### 28.5.10 SLEEP OPERATION

While in Sleep mode, the  $I^2C$  slave module can receive addresses or dat a and , when an add ress m atch or complete by te t ransfer o ccurs, wa ke t he p rocessor from Sleep (if the MSSP interrupt is enabled).

### 28.5.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 28.5.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bit s a re cleared from a R eset or w hen the MSSPx module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit in the SSPSTAT register is set or the bus is idle, with both the S and P bits clear. When the bu s i s b usy, en abling the SSP in terrupt wil I generate the interrupt when the Stop condition occurs.

In mu Iti-master operation, the SD A lin e m ust be monitored for arbitration to see if the signal level is the expected o utput le vel. Th is check is performed by hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- · Data Transfer
- · A Start Condition
- · A Repeated Start Condition
- An Acknowledge Condition

#### 28.5.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master m ode support is ac hieved by bu s arbitration. When the master outputs address/data bits onto the SDA pin, a rbitration takes pl ace w hen th e master outputs a '1' on SDA, by letting SDA float high, and another master as serts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', a bus collision has taken place. The master will set the Bus Collision Interrupt Flag (BCLIF) and reset the I<sup>2</sup>C port to its Idle state (Figure 28-24).

If a tran smit w as in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user c an resume communication by asserting a Start condition.


If a Start, R epeated Start, S top or Ack nowledge condition w as in p rogress w hen the bus collis ion occurred, the condition is aborted, the S DA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are c leared. W hen the user services the bus collision Interrupt Service Routine and if the I  $^2$ C bus is fr ee, t he user can res ume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first da ta b it, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of S tart an d S top c onditions al lows th e determination of when the bus is free. Control of the  $l^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or t he bus is id le and the S a nd P bits are cleared.

#### FIGURE 28-24: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



#### 28.5.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 28-25)
- b) SCL is sampled low before SDA is asserted low (Figure 28-26)

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low or the SCL pin is already low, all of the following occur:


- · the Start condition is aborted
- · the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 28-25)

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision o ccurs because it is as sumed that an other master is attempting to drive a data '1' during the Start condition.


If the SDA pi n is sampled I ow during this count, the BRG is res et a nd t he SD A I ine is as serted e arly (Figure 28-27). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted Iow at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted Iow.

Note: The reason w hy bus col lision is not a factor d uring a Start condition is that n o two bus m asters can a ssert a S tart condition a t the e xacts ame tim e. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the s ame, a rbitration must be allowed to continue into the data portion, R epeated S tart o r S top conditions.














# 28.5.13.2 Bus Collision During a Repeated Start Condition

During a R epeated S tart c ondition, a bus c ollision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level
- SCL go es I ow before SDA is asserted I ow, indicating that another master is attempting to transmit a data '1'


When the user releases SDA and the pin is allowed to float high, the BRG is loaded with SSPADD and counts down to ze ro. The SCL pin is then de asserted an d, when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 28-28). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus c ollision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (refer to Figure 28-29).

If, at the end of the BRG time out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the R epeated S tart co ndition is complete.





#### FIGURE 28-29: BUS COLLISION DURING A REPEATED START CONDITION (CASE 2)



# MCP19114/5


#### 28.5.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:


- a) After t he SDA p in has b een d easserted an d allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The S top co ndition beg ins w ith SDA as serted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD and counts down to 0. A fter the B RG times out, S DA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to an other master attempting to drive a data '0' (Figure 28-30). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. Thi s i s a nother c ase o f an other m aster attempting to drive a data '0' (Figure 28-31).

#### FIGURE 28-30: BUS COLLISION DURING A STOP CONDITION (CASE 1)



# FIGURE 28-31: BUS COLLISION DURING A STOP CONDITION (CASE 2)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE	PEIE	T0IE	INTE	IOCE	T0IF	INTF	IOCF	93
PIE1	—	ADIE	BCLIE	SSPIE	CC2IE	CC1IE	TMR2IE	TMR1IE	94
PIR1		ADIF	BCLIF	SSPIF	CC2IF	CC1IF	TMR2IF	TMR1IF	96
TRISGPA	TRISA7	TRISA6	TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0	111
TRISGPB	TRISB7	TRISB6	TRISB5	TRISB4	—	—	TRISB1	TRISB0	116
SSPADD	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	193
SSPBUF		Syncl	hronous Ser	ial Port Rece	eive Buffer/T	ransmit Reg	ister		153*
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	190
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	191
SSPCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	192
SSPMSK1	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	193
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	189
SSPMSK2	MSK27	MSK26	MSK25	MSK24	MSK23	MSK22	MSK21	MSK20	194
SSPADD2	ADD27	ADD26	ADD25	ADD24	ADD23	ADD22	ADD21	ADD20	194

 TABLE 28-2:
 SUMMARY OF REGISTERS ASSOCIATED WITH I<sup>2</sup>C OPERATION

**Legend:** -= unimplemented, read as '0'. Shaded cells are not used by the MSSP module in I<sup>2</sup>C mode.

\* Page provides register information.

#### 28.6 Baud Rate Generator

The MSSP mo dule has a B and Rate Generator available for clock generation in the  $I^2C$  Master mode. The Baud Rate Generator (BRG) reload value is placed in t he S SPADD r egister. W hen a w rite o ccurs to SSPBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.


An internal signal "Reload" in Figure 28-32 triggers the value from SSPADD to be loaded into the BRG counter. This oc curs twice for each oscillation of the module clock line. The logic dictating when the reload signal is asserted dep ends on the mode the MSSP is being operated in.

Table 28-3 de monstrates cl ock rate s ba sed on instruction c ycles an d t he BR G v alue l oaded in to SSPADD.

#### **EQUATION 28-1:**

$$F_{CLOCK} = \frac{F_{OSC}}{(SSPADD + 1)(4)}$$

#### FIGURE 28-32: BAUD RATE GENERATOR BLOCK DIAGRAM



Note:	Values of 0x00, 0x01 and 0x02 are not
	valid for SSPADD when used as a Baud
	Rate Generator for I <sup>2</sup> C. This is a n
	implementation limitation.

#### TABLE 28-3: MSSP CLOCK RATE W/BRG

F <sub>osc</sub>	F <sub>CY</sub>	BRG Value	F <sub>CLOCK</sub> (2 Rollovers of BRG)
8M Hz	2M Hz	04h	400 kHz <sup>(1)</sup>
8M Hz	2M Hz	0Bh	166 kHz
8M Hz	2M Hz	13h	100 kHz

**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
SMP	CKE	D/A	Р	S	R/W	UA	BF				
bit 7			•				bit (				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, read	l as '0'					
u = Bit is unc	hanged	x = Bit is unk	nown	-n = Value a	t POR						
'1' = Bit is set		'0' = Bit is cle	eared								
bit 7	SMP: Data I	SMP: Data Input Sample bit									
				rd speed mod	e (100 kHz and 1	MHz)					
		te control enabl				,					
bit 6	CKE: Clock	Edge Select bit	t								
		input logic so th SM bus specifi		are compliant	with SM bus spe	ecification					
bit 5	D/A: Data/A	D/A: Data/Address bit									
	1 = Indicates that the last byte received or transmitted was data										
	0 = Indicate	0 = Indicates that the last byte received or transmitted was address									
bit 4	P: Stop bit	<b>P:</b> Stop bit (This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)									
		<ul> <li>1 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)</li> <li>0 = Stop bit was not detected last</li> </ul>									
bit 3	-	Start bit									
	(This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)										
	1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset)										
	0 = Start bit	was not detect	ed last								
bit 2	R/W: Read/Write bit information										
	This bit holds the R/W bit information following the last address match. This bit is only valid from the										
	address match to the next Start bit, Stop bit, or not ACK bit.										
	<u>In I<sup>2</sup>C Slave mode:</u> 1 = Read										
	0 = Write										
	In I <sup>2</sup> C Master mode:										
		1 = Transmit is in progress									
		<ul> <li>0 = Transmit is not in progress</li> <li>OR-ing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Idle mode</li> </ul>									
bit 1		Address bit (10									
		•		• ·	s in the SSPADD	register					
		<ul> <li>1 = Indicates that the user needs to update the address in the SSPADD register</li> <li>0 = Address does not need to be updated</li> </ul>									
bit 0	BF: Buffer F	ull status bit									
	Receive:										
		complete, SSI									
	0 = Receive Transmit:	e not complete,	SSPBUF IS E	mpty							
		insmit in progre	ss (does not i	nclude the AC	K and Stop bits),	SSPBUF is ful	I				
		insmit complete									

# REGISTER 28-1: SSPSTAT: SSP STATUS REGISTER

# MCP19114/5

#### SSPCON1: SSP CONTROL REGISTER 1 REGISTER 28-2: R/C/HS-0 R/C/HS-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 WCOL SSPOV SSPEN CKP SSPM<3:0> bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged -n = Value at POR x = Bit is unknown '1' = Bit is set '0' = Bit is cleared HS = Bit is set by hardware C = User cleared bit 7 WCOL: Write Collision Detect bit Master mode: 1 = A write to the SSPBUF register was attempted while the $I^2C$ conditions were not valid for a transmission to be started 0 = No collisionSlave mode: 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collisionbit 6 **SSPOV:** Receive Overflow Indicator bit<sup>(1)</sup> 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode (must be cleared in software). 0 = No overflow bit 5 SSPEN: Synchronous Serial Port Enable bit In both modes, when enabled, these pins must be properly configured as input or output 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins<sup>(2)</sup> 0 = Disables serial port and configures these pins as I/O port pins CKP: Clock Polarity Select bit bit 4 In I<sup>2</sup>C Slave mode: SCL release control 1 = Enable clock 0 = Holds clock low (clock stretch). (Used to ensure data setup time.) In I<sup>2</sup>C Master mode:

Unused in this mode bit 3-0 SSPM<3:0>: Synchronous Serial Port Mode Select bits 0000 = Reserved 0001 = Reserved 0010 = Reserved 0011 = Reserved 0100 = Reserved 0101 = Reserved  $0110 = I^2C$  Slave mode. 7-bit address 0111 =  $I^2C$  Slave mode, 10-bit address 1000 = I<sup>2</sup>C Master mode, clock =  $F_{OSC}/(4 * (SSPADD+1))^{(3)}$ 1001 = Reserved 1010 = Reserved  $1011 = I^2C$  Firmware-Controlled Master mode (Slave idle) 1100 = Reserved 1101 = Reserved 1110 =  $I^2C$  Slave mode, 7-bit address with Start and Stop bit interrupts enabled

1111 = I<sup>2</sup>C Slave mode, 10-bit address with Start and Stop bit interrupts enabled

Note 1: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.

2: When enabled, the SDA and SCL pins must be configured as inputs.

SSPADD values of 0, 1 or 2 are not supported for I<sup>2</sup>C mode.

R/W-0

bit 0

R/W-0/0	R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0				
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7							bit				
Legend:											
R = Readable	bit	W = Writable	bit		mented bit, read						
u = Bit is unch	anged	x = Bit is unk	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets				
'1' = Bit is set		'0' = Bit is cle	eared	H = Bit is set	by hardware	S = User set					
bit 7	GCEN: Gene	eral Call Enable	e bit (in I <sup>2</sup> C Sla	ve mode only)	1						
	1 = Enable ir		a general call a	• •	or 00h) is receiv	ved in the SSP	SR register				
bit 6		ACKSTAT: Acknowledge Status bit (in I <sup>2</sup> C mode only)									
		edge was not i edge was rece									
bit 5	<b>ACKDT:</b> Acknowledge Data bit (in I <sup>2</sup> C mode only)										
	In Receive m										
			user initiates a	in Acknowledg	je sequence at	the end of a rec	ceive				
		1 = Not Acknowledge 0 = Acknowledge									
bit 4	<b>ACKEN:</b> Acknowledge Sequence Enable bit (in I <sup>2</sup> C Master mode only)										
	In Master Receive mode:										
	1 = Initiate A	knowledge se	equence on SD	A and SCL pin	s and transmit A	ACKDT data bit.	Automatical				
		by hardware.									
1.11.0		edge sequenc									
bit 3	RCEN: Receive Enable bit (in I <sup>2</sup> C Master mode only)										
	1 = Enables Receive mode for I <sup>2</sup> C 0 = Receive idle										
bit 2			e bit (in I <sup>2</sup> C Ma	ster mode onl	v)						
	<b>PEN:</b> Stop Condition Enable bit (in I <sup>2</sup> C Master mode only) <u>SCK Release Control:</u>										
	1 = Initiate S	top condition c	on SDA and SC	L pins. Autom	atically cleared	by hardware.					
hit 1	0 = Stop con		dition Enchlad	hit (in 120 Mar	star mada anlu)						
bit 1	<b>RSEN:</b> Repeated Start Condition Enabled bit (in I <sup>2</sup> C Master mode only)										
	<ul> <li>1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>0 = Repeated Start condition idle</li> </ul>										
bit 0	<b>SEN:</b> Start Condition Enabled bit (in $I^2$ C Master mode only)										
	In Master mo										
			on SDA and SC	CL pins. Autom	natically cleared	by hardware.					
	0 = Start con In Slave mod										
	1 = Clock str	retching is ena		lave Transmit	and Slave Rece	eive (stretch en	abled)				
		retching is disa		20							
					is not in the Idl						

#### REGISTER 28-3: SSPCON2: SSP CONTROL REGISTER 2

set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN			
bit 7							bit			
Legend:										
R = Readable		W = Writable		•	mented bit, read					
u = Bit is unch	anged	x = Bit is unkı		-n/n = Value a	at POR and BO	R/Value at all o	ther Resets			
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7		knowledge Tim								
		s the I <sup>2</sup> C bus is Acknowledge se					L CIOCK			
bit 6		•	•	-						
	<b>PCIE</b> : Stop Condition Interrupt Enable bit (I <sup>2</sup> C mode only) 1 = Enable interrupt on detection of Stop condition									
		tection interrupt								
bit 5	<b>SCIE</b> : Start Condition Interrupt Enable bit (I <sup>2</sup> C mode only) 1 = Enable interrupt on detection of Start or Restart conditions									
		interrupt on dete tection interrupt			ditions					
bit 4	BOEN: Buffer Overwrite Enable bit									
	<u>In I<sup>2</sup>C Maste</u> This bit i In I <sup>2</sup> C Slave	is ignored.								
	1 = SSPBU the SSP	F is updated and OV bit only if th F is only update	e BF bit = 0.		eived address/d	lata byte, ignori	ng the state			
bit 3		A Hold Time Se								
	1 = Minimur	n of 300 ns hold n of 100 ns hold	time on SDA							
bit 2	<b>SBCDE:</b> Slave Mode Bus Collision Detect Enable bit (I <sup>2</sup> C Slave mode only)									
	in the PIR1 r 1 = Enables	ng edge of SCL egister is set ar slave bus collisi us collision inter	nd bus goes id on interrupts	e.	ne module outp	uts a high state,	, the BCLIF b			
bit 1	AHEN: Addr	ess Hold Enabl	e bit (I <sup>2</sup> C Slave	e mode only)						
	SSPCO	<ul> <li>1 = Following the 8<sup>th</sup> falling edge of SCL for a matching received ad dress byte; CKP bit in the SSPCON1 register will be cleared and the SCL will be held low.</li> </ul>								
		holding is disa								
bit 0		Hold Enable bi								
	in the S	ig the 8 <sup>th</sup> falling SPCON1 regist Iding is disabled	er and SCL is		data byte; slave	hardware clea	rs the CKP b			
		-								

#### REGISTER 28-4: SSPCON3: SSP CONTROL REGISTER 3

- Note 1: This bit has no effect in Slave modes where Start and Stop condition detection is explicitly listed a enabled.
  - 2: The ACKTIM status bit is only active when the AHEN bit or DHEN bit is set.

#### REGISTER 28-5: SSPMSK1: SSP MASK REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			MSK	<<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	nented bit, read	l as '0'	
	anaad	x = Bit is unknow	n	-n = Value at	POR		
u = Bit is unch	angeu	X = Dit 15 unititiow					

bit 7-1	MSK<7:1>: Mask bits
	<ul> <li>1 = The received address bit n is compared to SSPADD<n> to detect I<sup>2</sup>C address match</n></li> <li>0 = The received address bit n is not used to detect I<sup>2</sup>C address match</li> </ul>
bit 0	MSK<0>: Mask bit for I <sup>2</sup> C Slave mode, 10-bit Address
	I <sup>2</sup> C Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111):
	1 = The received address bit 0 is compared to SSPADD<0> to detect I <sup>2</sup> C address match
	0 = The received address bit 0 is not used to detect I <sup>2</sup> C address match I <sup>2</sup> C Slave mode, 7-bit address,
	the bit is ignored

# REGISTER 28-6: SSPADD: MSSP ADDRESS AND BAUD RATE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	ADD<7:0>										
bit 7							bit 0				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

#### Master mode:

bit 7-0	ADD<7:0>: Baud Rate Clock Divider bits

SCL pin clock period =  $((ADD<7:0>+1)*4)/F_{OSC}$ 

#### <u>10-Bit Slave mode — Most Significant Address byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address.
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

#### <u>10-Bit Slave mode — Least Significant Address byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

#### 7-Bit Slave mode:

- bit 7-1 ADD<7:1>: 7-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

#### REGISTER 28-7: SSPMSK2: SSP MASK REGISTER 2

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
			MSK	2<7:0>						
bit 7							bit C			
Legend:										
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'							
u = Bit is unchanged x = Bit is unknown		nown	-n = Value at	POR						
'1' = Bit is se	et	'0' = Bit is clea	ared							
bit 7-1	MSK2<7:1>	<ul> <li>Mask bits</li> </ul>								
	1 = The rec	eived address b	it n is compar	ed to SSPADD	2 <n> to detect</n>	I <sup>2</sup> C address ma	atch			
	0 = The rec	0 = The received address bit n is not used to detect I <sup>2</sup> C address match								
bit 0	MSK2<0>:	Mask bit for I <sup>2</sup> C \$	Slave mode, <sup>•</sup>	10-bit Address						
	I <sup>2</sup> C Slave m	I <sup>2</sup> C Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111):								

1 = The received address bit 0 is compared to SSPADD2<0> to detect  $I^2C$  address match

0 = The received address bit 0 is not used to detect I<sup>2</sup>C address match I<sup>2</sup>C Slave mode, 7-bit address, the bit is ignored

#### REGISTER 28-8: SSPADD2: MSSP ADDRESS 2

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
|       |       |       | ADD2  | <7:0> |       |       |       |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared		

#### Master mode:

bit 7-0 ADD2<7:0>: Baud Rate Clock Divider bits SCL pin clock period = ((ADD<7:0> + 1) \* 4)/F<sub>OSC</sub>

### <u>10-Bit Slave mode — Most Significant Address byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD2<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

#### <u>10-Bit Slave mode — Least Significant Address byte:</u>

bit 7-0 ADD2<7:0>: Eight Least Significant bits of 10-bit address

#### 7-Bit Slave mode:

bit 7-1	ADD2<7:1>: 7-bit address
hit 0	Not used: Unused in this mode. Bit state is a "dou

# 29.0 INSTRUCTION SET SUMMARY

The MC P19114/5 instruction s et is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- Literal and control operations

Each instruction is a 14 -bit w ord di vided into an **opcode**, which specifies the instruction type, and one or more **operands**, which further specify the operation of th e i nstruction. The formats f or e ach o f th e categories is presented i n Figure 29-1, while the various opcode fields are summarized in Table 29-1.

Table 29-2 I ists the instructions re cognized by the MPASM<sup>TM</sup> assembler.

For **byte-oriented** instructions, 'f' repr esents a file register de signator a nd 'd' re presents a d estination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, w hich s elects th e bit af fected by th e operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1  $\mu$ s. All instructions are executed within a si ngle ins truction cy cle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes t wo in struction cycles, with the second cycle executed as an NOP.

All i nstruction e xamples us e t he f ormat '0xhh' t o represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

# 29.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a R ead-Modify-Write (RMW) operation. The register is read, the data is modified, and t he re sult is s tored a ccording to e ither th e instruction or th e de stination des ignator 'd'. A rea d operation is pe rformed on a r egister even if t he instruction writes to that register.

For ex ample, a CLRF PORTA in struction will r ead PORTGPA, clear all the data bits, then write the result back to P ORTGPA. Th is ex ample would have t he unintended consequence of clearing the condition that sets the IOCIF flag.

#### TABLE 29-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= $0$ or $1$ ). The assembler will generate code with x = $0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d= 1: store result in file register f. Default is d = 1.
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

# FIGURE 29-1: GENERAL FORMAT FOR INSTRUCTIONS




	TABLE 29-2:	MCP19114/5 INSTRUCTION SET
--	-------------	----------------------------

Mnemonic, Description		Description	0	14-Bit Opcode				Status	
		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE RE	GISTER	OPER	ATION	S			
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	<b>1</b> , <b>2</b>
DECFSZ	f, d	Decrement f, Skip if 0	1 <b>(2)</b>	00	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1 <b>(2)</b>	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f	1	00	0100		ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000		ffff		
NOP	_	No Operation	1	00	0000		0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101		ffff	С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100		ffff	C	<b>1</b> , <b>2</b>
SUBWF	f, d	Subtract W from f	1	00	0010		ffff	C, DC, Z	<b>1</b> , <b>2</b>
SWAPF	f, d	Swap nibbles in f	1	00	1110		ffff	0, 20, 2	1, 2
XORWF	f. d	Exclusive OR W with f	1	00	0110		ffff	Z	1, 2
_	BIT-ORIENTED FILE REGISTER OPERATIONS								
BCF	f, b	Bit Clear f	1	01		bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01		bfff			1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01		bfff			3
BTFSS	f. b	Bit Test f, Skip if Set	1 (2)	01					3
BTFSS       f, b       Bit Test f, Skip if Set       1 (2)       01       11bb       bfff       fff         LITERAL AND CONTROL OPERATIONS									
	1.	1	1	1					
ADDLW	k	Add literal and W	1	11		kkkk		C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk		Z	
CALL	k	Call Subroutine	2	10		kkkk		<del></del>	
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110		TO, PD	
GOTO	k	Go to address	2	10		kkkk		-	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk		Z	
MOVLW	k	Move literal to W	1	11		kkkk			
RETFIE	-	Return from interrupt	2	00	0000		1001		
RETLW	k	Return with literal in W	2	11	01xx				
RETURN	-	Return from Subroutine	2	00	0000	0000	1000	<del></del>	
SLEEP	-	Go into Standby mode	1	00	0000	0110		TO, PD	
SUBLW	k	Subtract W from literal	1	11		kkkk		C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

**Note 1:** When an I/O register is modified as a function of itself (e.g., MOVF PORTA, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

**3:** If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as an NOP.

# 29.2 Instruction Descriptions

ADDLW	Add literal and W
Syntax:	[ <i>label</i> ] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

BCF	Bit Clear f
Syntax:	[ <i>label</i> ]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f			
Syntax:	[ label ] ADDWF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
Operation:	(W) + (f) $\rightarrow$ (destination)			
Status Affected:	C, DC, Z			
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.			

BSF	Bit Set f
Syntax:	[ label ] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND literal with W			
Syntax:	[ label ] ANDLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	(W) .AND. (k) $\rightarrow$ (W)			
Status Affected:	Z			
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.			

BTFSC	Bit Test f, Skip if Clear		
Syntax:	[ label ] BTFSC f,b		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$		
Operation:	<b>skip if (f<b>) =</b> 0</b>		
Status Affected:	None		
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b' in register 'f' is '0', the next instruction is discarded, and an NOP is executed instead, making this a two-cycle instruction.		

ANDWF	AND W with f	
Syntax:	[ label ] ANDWF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	(W) .AND. (f) $\rightarrow$ (destination)	
Status Affected:	Z	
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.	

# MCP19114/5

BTFSS	Bit Test f, Skip if Set
Syntax:	[label]BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < \end{array} $
Operation:	skip if (f <b>) = 1</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', the next instruction is discarded and an NOP is executed instead, making this a two-cycle instruction.

CALL	Call Subroutine
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \leq k \leq \mid 2047$
Operation:	$\begin{array}{l} (PC)+ 1 \rightarrow TOS, \\ k \rightarrow PC < 10:0>, \\ (PCLATH < 4:3>) \rightarrow PC < 12:11> \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer	
Syntax:	[label] CLRWDT	
Operands:	None	
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}} \\ 1 \rightarrow \overline{\text{PD}} \end{array}$	
Status Affected:	TO, PD	
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Bits TO and PD in the STATUS register are set.	
COMF	Complement f	
Syntax:	[ <i>label</i> ] COMF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	$(\overline{f}) \rightarrow (destination)$	
Status Affected:	Z	

Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[ label ] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[ label ] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow (\text{W}) \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero (Z) bit is set.

DECFSZ	Decrement f, Skip if 0	
Syntax:	[ <i>label</i> ] DECFSZ f,d	
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$	
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0	
Status Affected:	None	
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', an NOP is executed instead, making it a two-cycle instruction.	
GOTO	Unconditional Branch	
Syntax:	[ <i>label</i> ] GOTO k	
Operands:	$0 \le k \le 2047$	
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>	
Status Affected:	None	
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.	
INCF	Increment f	
Syntax:	[label] INCF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(f) + 1 $\rightarrow$ (destination)	
Status Affected:	Z	
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	

INCFSZ	Increment f, Skip if 0	
Syntax:	[label] INCFSZ f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$	
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0	
Status Affected:	None	
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', an NOP is executed instead, making it a two-cycle instruction.	
IORLW	Inclusive OR literal with W	
Syntax:	[ <i>label</i> ] IORLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	(W) .OR. $k \rightarrow$ (W)	
Status Affected:	Ζ	
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.	

IORWF	Inclusive OR W with f		
Syntax:	[label] IORWF f,d		
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$		
Operation:	(W) .OR. (f) $\rightarrow$ (destination)		
Status Affected:	Z		
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.		

# MCP19114/5

IOVF	Move f	MOVWF	Move W to f
Syntax:	[ <i>label</i> ] MOVF f,d	Syntax:	[ <i>label</i> ] MOVWF f
Operands:	$0 \le f \le 127$	Operands:	$0 \leq f \leq 127$
	<b>d</b> ∈ [0,1]	Operation:	$(W) \rightarrow (f)$
Operation:	$(f) \rightarrow (dest)$	Status Affected:	None
Status Affected: Description:	Z The contents of register 'f' are	Description:	Move data from W register to register 'f'.
	moved to a destination	Words:	1
	dependent upon the status of 'd'. If d = 0, the destination is W	Cycles:	1
	register. If $d = 1$ , the destination is file register 'f' itself. $d = 1$ is	Example:	MOVW OPTION F
	useful to test a file register since STATUS flag Z is affected.		Before Instruction OPTION = 0xFF
Words:	1		W = 0x4F
Cycles:	1		After Instruction OPTION = 0x4F
Example:	MOVF FSR, 0		W = 0x4F
NOVLW	W= value in FSR register Z= 1 Move literal to W	NOP	No Operation
Syntax:	[label] MOVLW k	Syntax:	[label] NOP
Operands:	$0 \le k \le 255$	Operands:	None
Operation:	$k \rightarrow (W)$	Operation:	No operation
Status	None	Status Affected:	None
Affected:		Description:	No operation.
Description:	The eight-bit literal 'k' is loaded	Words:	1
	into W register. The "don't cares" will assemble as '0's.	Cycles:	1
Words:	1	Example:	NOP
Cycles:	1	r -	
-	-		
Example:	MOVLW 0x5A After Instruction W= 0x5A		

RETFIE	Return from Interrupt	RETU
Syntax:	[label] RETFIE	Syntax
Operands:	None	Opera
Operation:	$TOS \rightarrow PC$ ,	Opera
	$1 \rightarrow \text{GIE}$	Status
Status Affected:	None	Descri
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.	RLF
Words:	1	Synta
Cycles:	2	Oper
Example:	RETFIE	oper
	After Interrupt	Oper
	PC = TOS GIE = 1	Statu
		Desc
RETLW	Return with literal in W	
Syntax:	[ <i>label</i> ] RETLW k	
Operands:	$0 \le k \le 255$	
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC	
Status Affected:	None	Word
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the Top-of-Stack (the return address). This is a two-cycle instruction.	Cycle Exan
Words:	1	
Cycles:	2	
Example:	CALL TABLE;W contains ;table offset ;value	
TABLE	GOTO DONE • •	
	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; • •	
DONE	RETLW kn ;End of table	
	Before Instruction W = 0x07	
	After Instruction W = value of k8	

abel] abel] DS → F DDe eturn fro POPed OS) is l bunter. T struction Rotate [label] 0 ≤ f ≤ d ∈ [0 See de C	om subr d and th loaded This is a n. <b>Left f th</b> RLF (127 (1] escriptio	routine e Top into th a two- nroug	e. The s -of-Stac he progr cycle <b>h Carry</b>	:k ram
one $DS \rightarrow F$ one eturn fro POPed OS) is l ounter. T struction <b>Rotate</b> [label ] $0 \le f \le 0$ See do C	PC and subr and th loaded This is a n. <b>Left f th</b> RLF (127 (1] escription	routine e Top into th a two- nroug	-of-Stac le progr cycle h Carry	:k ram
$DS \rightarrow P$ one eturn fro POPed OS) is bunter. struction <b>Rotate</b> [ <i>label</i> ] $0 \le f \le$ $d \in [0$ See do C	om subr d and th loaded This is a n. <b>Left f th</b> RLF (127 (1] escriptio	e Top into th a two- nroug f,d	-of-Stac le progr cycle h Carry	:k ram
cone eturn fro POPed OS) is bunter. $\exists$ struction <b>Rotate</b> [ <i>label</i> ] $0 \le f \le$ $d \in [0$ See do C	om subr d and th loaded This is a n. <b>Left f th</b> RLF (127 (1] escriptio	e Top into th a two- nroug f,d	-of-Stac le progr cycle h Carry	:k ram
eturn fro POPed OS) is l bunter. $\neg$ struction <b>Rotate</b> [ <i>label</i> ] $0 \le f \le$ $d \in [0$ See do C	and th loaded This is a n. <b>Left f th</b> RLF (127 (1] escription	e Top into th a two- nroug f,d	-of-Stac le progr cycle h Carry	:k ram
POPed OS) is bunter. T struction Rotate [label ] $0 \le f \le d \in [0]$ See de C	and th loaded This is a n. <b>Left f th</b> RLF (127 (1] escription	e Top into th a two- nroug f,d	-of-Stac le progr cycle h Carry	:k ram
[ <i>label</i> ] 0 ≤ f ≤ d ∈ [0 See de C	RLF 127 ,1] escriptio	f,d		<u>/</u>
] 0 ≤ f ≤ d ∈ [0 See de C	a 127 ,1] escriptio	-	ow	
d ∈ [0 See de C	,1] escriptio	on bel	ow	
С	·	on bel	ow	
-				
The co				
The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.				
1				
RLF	REG1	L <i>.</i> 0		
Before I				
	REG1	=	1110	0110
Aftor Ind		=	0	
	REG1	- =	1110	0110
	W	=	1100	1100
	1 <sub>RLF</sub> Before	1 RLF REGI REG1 C After Instruction REG1	1 RLF REG1,0 Before Instruction REG1 = C = After Instruction REG1 = W =	1 RLF REG1,0 Before Instruction REG1 = 1110 C = 0 After Instruction REG1 = 1110 W = 1100

RRF	Rotate Right f through Carry
Syntax:	[ <i>label</i> ] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

┍╼┖┝╼	Register f	ו∙-ן

SUBWF	Subtract W	from f
Syntax:	[label] Sl	JBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$	
Operation:	(f) - (W) $\rightarrow$	(destination)
Status Affected:	C, DC, Z	
Description:	method) Ŵ If 'd' is '0', ti W register.	vo's complement register from register 'f'. he result is stored in the If 'd' is '1', the result is in register 'f'.
	<b>C</b> = 0	W > f
	<b>C =</b> 1	$W \leq f$
	DC = 0	W<3:0> > f<3:0>

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT,} \\ 0 \rightarrow \underline{\text{WDT}} \text{ prescaler,} \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down STATUS bit, $\overline{PD}$ , is cleared. Time-out STATUS bit, $\overline{TO}$ , is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SUBLW	Subtract W from literal	
Syntax:	[label] SL	JBLW k
Operands:	$0 \leq k \leq 255$	
Operation:	$k -(W) \to (W)$	N)
Status Affected:	C, DC, Z	
Description:	The W register is subtracted (two's complement method) from the eight-bit literal 'k'. The result is placed in the W register.	
	Result	Condition

Result	Condition
<b>C =</b> 0	W > k
C= 1	$W \leq k$
DC = 0	W<3:0> > k<3:0>
DC = 1	$W < 3:0 > \le k < 3:0 >$

SWAPF	Swap Nibbles in f
Syntax:	[ <i>label</i> ] SW APF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

DC = 1

 $W<3:0> \le f<3:0>$ 

XORLW	Exclusive OR literal with W
Syntax:	[ <i>label</i> ] XORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

# MCP19114/5

NOTES:

# 30.0 IN-CIRCUIT SERIAL PROGRAMMING<sup>™</sup> (ICSP<sup>™</sup>)


ICSP a llows c ustomers to manu facture circuit boa rds with unprogrammed devices. Programming can be done after the a ssembly process, a llowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP programming:

- ICSPCLK
- ICSPDAT
- MCLR
- V<sub>DD</sub>
- V<sub>SS</sub> (A<sub>GND</sub>)


In Program/Verify mode, the Program Memory, User IDs and the C onfiguration W ords are programmed through serial communi cations. The IC SPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. The device is placed into a Program/Verify mode by holding the ICSPDAT and ICSPCLK pinslow, while raising the MCLR pin from V<sub>IL</sub> to V<sub>IHH</sub>.

# **30.1 Common Programming Interfaces**

Connection to a target device is typically done through an IC SP he ader. A c ommonly fou nd c onnector o n development tools is the RJ-11 in the 6P6C (6-pin, 6connector) configuration. Refer to Figure 30-1.




Another connector often found in use with the PICkit<sup>™</sup> programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 30-2.



For additional interface recommendations, refer to your specific d evice p rogrammer manual p rior to PC B design.

It is recommended that is olation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes or even jumpers. Refer to Figure 30-3 for more information.

# FIGURE 30-3: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING



# 31.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

### 31.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for M icrochip and th ird-party so ftware, and hardware de velopment to ol that runs on Win dows<sup>®</sup>, Linux and Mac OS<sup>®</sup> X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software c omponents an d pl ug-ins for high-performance app lication development an d debugging. Moving between tools and upgrading from software s imulators to ha rdware debugging an d programming to ols is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that i ncludes code c ompletion an d c ontext me nus, MPLAB X ID E is flexible and friendly enough for n ew users. With the ab ility to su pport mu ltiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window

Project-Based Workspaces:

- · Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- · Built-in support for Bugzilla issue tracker

# 31.2 MPLAB XC Compilers

The M PLAB XC Com pilers are c omplete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. The se compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The fre e M PLAB XC C ompiler ed itions su pport al I devices an d commands, w ith no tim e or me mory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The as sembler ge nerates relocatable o bject files that can then be arc hived or linked with other relocatable object files and archives to create an executable file. M PLAB XC C ompiler use s the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

#### 31.3 MPASM Assembler

The MPASM Assembler is a full -featured, un iversal macro assembler for PIC10/12/16/18 MCUs.

The MPASM As sembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory us age and symbol reference, absolute LST files that contain source lines and g enerated m achine co de, and C OFF fil es for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline
   assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

### 31.4 MPLINK Object Linker/ MPLIB Object Librarian

The M PLINK O bject L inker c ombines relocatable objects created by the MPASM Assembler. It c an link relocatable objects from p recompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This all ows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 31.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB As sembler p roduces re locatable m achine code from sy mbolic as sembly la nguage for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the as sembler to pro duce it s object file. The assembler generates re locatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

# 31.6 MPLAB X SIM Software Simulator

The M PLAB X SIM Software Si mulator all ows code development in a P C-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software s imulator o ffers the fl exibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

# 31.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit E mulator System is Microchip's nex t gene ration high-speed emu lator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit M CU, and D SC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC u sing a h igh-speed U SB 2. 0 in terface and is connected to the t arget w ith either a connector compatible with in-circuit debugger systems (RJ-11) or w ith the new high-speed, no ise tolerant, Low-Voltage D ifferential Si gnal (LVDS) interconnection (CAT5).

The emulator is field upgradeable through future firmware downloads in MPLAB X ID E. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulatio n, run-time variable watches, trac e an alysis, c omplex breakpoints, I ogic probes, a ruggediz ed probe i nterface and I ong (up to three meters) interconnection cables.

### 31.8 MPLAB ICD 3 In-Circuit Debugger System

The M PLAB I CD 3 In -Circuit Debugger Sys tem is Microchip's most cost-effective, high-speed hardware debugger/programmer for M icrochip Fla sh DSC and MCU devices. It de bugs and programs PIC Flash microcontrollers and ds PIC D SCs with the po werful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MP LAB IC D 3 In-C ircuit D ebugger probeis connected to the d esign engineer's PC u sing a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the M PLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

# 31.9 PICkit 3 In-Circuit Debugger/Programmer

The M PLAB PIC kit 3 a llows de bugging an d programming of PIC and dsPIC Flash microcontrollers at a m ost af fordable p rice p oint us ing th e po werful graphical us er interface of the MP LAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC usi ng a ful I-speed U SB interface and ca n be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). Th e connector u ses two device I/O p ins and the Reset line to implement in-circuit de bugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

# 31.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage ve rification at V  $_{\mbox{DDMIN}}$  and  $\mbox{ V} _{\mbox{DDMAX}}$  fo r maximum reli ability. It features a I arge LC D d isplay (128 x 64) for m enus and erro r messages, and a modular, detachable soc ket as sembly to su pport various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized al gorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

# 31.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A w ide v ariety of d emonstration, de velopment an d evaluation boa rds for v arious PIC MCUs and ds PIC DSCs allows qu ick app lication development on fully functional sy stems. M ost bo ards in clude prot otyping areas fo r ad ding c ustom c ircuitry a nd pro vide application firmware and source code for examination and modification.

The boards support a variety of features, induding LEDs, temperature s ensors, sw itches, s peakers, R S-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The d emonstration and de velopment bo ards c an b e used in teaching environments, for prototyping custom circuits and for I earning about various microcontroller applications.

In addition t o th e P ICDEM<sup>™</sup> and dsP ICDEM<sup>™</sup> demonstration/development board ser ies of circuits, Microchip has a lin e of evalu ation ki ts an d demonstration so ftware f or analog fi Iter de sign, KEELOQ<sup>®</sup> security ICs , CAN, IrDA<sup>®</sup>, Pow erSmart battery man agement, S EEVAL<sup>®</sup> ev aluation sy stem, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the c omplete list of de monstration, de velopment and evaluation kits.

# 31.12 Third-Party Development Tools


Microchip al so of fers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.


- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

# 32.0 PACKAGING INFORMATION


# 32.1 Package Marking Information

24-Lead QFN (4x4x0.9 mm) (MCP19114 only)






28-Lead QFN (5x5x0.9 mm) (MCP19115 only)








Legen	d: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will d o ver to t he next line, t hus I imiting the number of available s for customer-specific information.

# 24-Lead Plastic Quad Flat, No Lead Package (MJ) – 4x4x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Units MILLIMETERS		S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν	24		
Pitch	е	0.50 BSC		
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	Е	4.00 BSC		
Exposed Pad Width	E2	2.40	2.50	2.60
Overall Length	D	4.00 BSC		
Exposed Pad Length	D2	2 <u>.</u> 40	2.50	2.60
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-143A

# 24-Lead Plastic Quad Flat, No Lead Package (MJ) - 4x4 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Units MILLIMETERS		S
Dimensio	on Limits	MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	W2	2.6		
Optional Center Pad Length	T2			2.60
Contact Pad Spacing	C1		3.90	
Contact Pad Spacing	C2		3.90	
Contact Pad Width	X1			0.30
Contact Pad Length	Y1			0.85

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2143B

# 28-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x0.9 mm Body [QFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-140B Sheet 1 of 2

#### 28-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimensior	n Limits	MIN NOM MA		MAX
Number of Pins	Ν	28		
Pitch	е	0.50 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	5.00 BSC		
Exposed Pad Width	E2	3.15	3.25	3.35
Overall Length	D	5.00 BSC		
Exposed Pad Length	D2	3.15	3.25	3.35
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.35	0.40	0.45
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-140B Sheet 2 of 2

# 28-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5 mm Body [QFN] Land Pattern With 0.55 mm Contact Length





	Units	Units MILLIMETERS		S
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	E			
Optional Center Pad Width	W2			3.35
Optional Center Pad Length	T2			3.35
Contact Pad Spacing	C1		4.90	
Contact Pad Spacing	C2		4.90	
Contact Pad Width (X28)	X1			0.30
Contact Pad Length (X28)	Y1			0.85

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2140A

### APPENDIX A: REVISION HISTORY

### Revision A (March 2014)

• Original Release of this Document.

NOTES:

## INDEX

## Α

A/D	
Specifications	. 3, 5, 35
A/D Conversion. See ADC	
ABECON Register	
Absolute Maximum Ratings	
AC Characteristics	
ACKSTAT	
Status Flag	177
ADC	
10-Bit Result Format	
Acquisition Requirements	
Associated Registers	
Block Diagram	
Calculating Acquisition Time	
Channel Selection	
Configuration	
Configuring Interrupt	
Conversion Clock	
Conversion Procedure	
Internal Sampling Switch (R <sub>SS</sub> ) Impedance	
Interrupts	
Operation	
Operation During Sleep	
Port Configuration	
Register Definitions	
Requirements	
Source Impedance (R <sub>S</sub> )	
Timing Diagram	
ADCON0 Register	,
ADCON1 Register	
ADRESH Register	130
ADRESL Register	
Analog Blocks Enable Control	
Error Amplifier Disable	
Analog Peripheral Control	
PWM Steering	
Secondary Current Positive Sense Pull-up	
Analog-to-Digital Converter. See ADC	
ANSELA Register	
ANSELB Register	117
Application Diagrams	
MCP19114 Boost Quasi-Resonant	
MCP19114 Cuk' Synchronous Positive Output .	11
Assembler	
MPASM Assembler	208
В	

Bench Testing	
System	57
BF	179
Status Flag	177
BF Status Flag	179
Block Diagrams	
ADC	125
ADC Transfer Function	
Analog Input Model	
Baud Rate Generator	
Capture Mode Operation	
Compare Mode Operation	
Interrupt Logic	
MCP19114/5 Flyback Synchronous Quasi-R	
Microcontroller Core	12

MSSP (I <sup>2</sup> C Master Mode)	153
MSSP (I <sup>2</sup> C Slave Mode)	154
On-Chip Reset Circuit	83
Pulse-Width Modulation (PWM)	144
Recommended MCLR Circuit	84
Timer0	135
Timer1	137
Timer2	141
Watchdog Timer with Shared Prescale	101
Brown-out Reset (BOR)	85

### С

C Compilers	
MPLAB XC	208
Calibration Word Registers	
CALWD1 (Calibration Word 1)	59
CALWD10 (Calibration Word 10)	66
CALWD2 (Calibration Word 2)	
CALWD3 (Calibration Word 3)	
CALWD4 (Calibration Word 4)	
CALWD5 (Calibration Word 5)	
CALWD6 (Calibration Word 6)	62
CALWD7 (Calibration Word 7)	
CALWD8 (Calibration Word 8)	
CALWD9 (Calibration Word 9)	65
Capture Mode	
Block Diagram	147
Capture/Compare (CCD) Module	
Capture Mode	147
CCP1IF	147
CCX Pin Configuration	147
Prescaler	
Software Interrupt	
Timer1 Mode Selection	
Compare Mode	
CCP1IF	148
CMPX Pin Configuration	148
Software Interrupt	
Special Event Trigger	
Timer1 Mode Selection	
Register	
CCDCON Register	
Clock Switching	
Code Example	
Indirect Addressing	78
Code Examples	
A/D Conversion	128
Assigning Prescaler to Timer0	
Assigning Prescaler to WDT	
Initializing PORTGPA	109
Saving Status and W Registers in RAM	
Compare Mode	
Block Diagram	148
Computed Function Calls	
Computed GOTO	77
Configuration Word	
Registers Associated with Clock Sources	
with Watchdog Timer	
Current Sense	
Customer Change Notification Service	
Customer Support	
	0

#### D

Data Memory	
Core Registers	69
STATUS Register	69
General Purpose Registers	68
Мар	71
Organization	68
Special Function Registers	68, 70
DC and AC Characteristics	
Graphs and Tables	53
DEADCON Register	45
DESATCON Register	41
Desaturation Detection for Quasi-Resonant Operation	41
Development Support	207
Device Calibration	
CALWD1 (Calibration Word 1)	
CALWD10 (Calibration Word 10)	66
CALWD2 (Calibration Word 2)	60
CALWD3 (Calibration Word 3)	61
CALWD4 (Calibration Word 4)	
CALWD5 (Calibration Word 5)	
CALWD6 (Calibration Word 6)	
CALWD7 (Calibration Word 7)	
CALWD8 (Calibration Word 8)	
CALWD9 (Calibration Word 9)	
Device Configuration	'
Code Protection	
Configuration Word	
ID Locations	
Write Protection	
Device Overview	
Digital Electrical Characteristics	
Direct Addressing	
Driver Control Circuitry	20
F	

#### E

Electrical Characteristics	22
Errata	7
External Clock	
Timing	
Timing Requirements	

## F

Features	1
I <sup>2</sup> C Interface	153
Microcontroller	1
Timer0 Module	
Timer1 Module	
File Select Register. See FSR	
Firmware Instructions	195
Flash Program Memory	
Control	
Operation During Code Protect	
Operation During Write Protect	107
Protection Against Spurious Write	
Registers	
Reading	106
Writing to	
FSR	
Register	77
G	
General Purpose Register. See GPR GPR	
Register	

#### **I** 1/0

Ports I <sup>2</sup> C Interface	109
Features	153
I <sup>2</sup> C Mode (MSSP)	
Acknowledge Sequence	158
Acknowledge Sequence Timing	
Associated Registers	
Bus Collision	
During a Repeated Start Condition	185
During a Start Condition	
During a Stop Condition	
Effects of a Reset	
I <sup>2</sup> C Clock Rate w/BRG	
Master Mode	
Clock Arbitration	
Operation	174
Reception	179
Repeated Start Condition Timing	176
Start Condition Timing	
Transmission	
Multi-Master Communication, Bus Collision	
and Arbitration	182
Multi-Master Mode	
Operation	
Overview	
Read/Write Bit Information (R/W Bit)	154
	100
Slave Mode	400
10-bit Address Reception	
Bus Collision	
Clock Stretching	
Clock Synchronization	
General Call Address Support	173
Operation	158
SSPMSK1 Register	173
Transmission	164
Sleep Operation	182
Stop Condition Timing	181
ICLEBCON Register	
ICOACON Register	
In-Circuit Serial Programming (ICSP)	
Common Programming Interfaces	
INDF	200
Register	77
Indirect Addressing	
-	, 78 . 22
Input	
Overvoltage Lockout	
Туре	
Undervoltage Lockout	
Instruction Format	
Instruction Set	
ADDLW	197
ADDWF	197
ANDLW	197
ANDWF	197
BCF	197
BSF	197
BTFSC	
BTFSS	
CALL	
CLRF	
CLRW	
CLRWDT	
COMF	
	190

DECF	. 198
DECFSZ	
GOTO	.199
INCF	
INCFSZ	
IORLW	
IORWF	
MOVF	
MOVLW	
MOVWF	
NOP	
RETFIE	
RETLW	
RETURN	
RLF	
RRF	
SLEEP	
SUBLW SUBWF	
SUBWFSUBWF Table	
SWAPF	
XORLW	
XORWF	
INTCON Register	
Internal Sampling Switch (R <sub>SS</sub> ) Impedance	
Internet Address	
Interrupt-on-Change	
Associated Registers	
Clearing Interrupt Flags	
Enabling the Module Individual Pin Configuration	
Operation in Sleep	
Registers	
Interrupts	. 120
ADC	100
Associated Registers Configuration Word w/ Clock Sources	
Context Saving	
0	
Control Registers	
GPA2/INT Timer0	
Timero	
IOCA Register	
IOCA Register	
IUUD REYISIEI	. 120
L	

Leading Edge Blanking	43
Linear Regulators	19

#### Μ

Magnetic Desaturation Detection	19
Master Synchronous Serial Port. See MSSP	
MCLR	
Internal	
Memory Organization	67
Data	68
Program	67
Microchip Internet Web Site	225
Mode and RFB MUX Control	51
MODECON Register	51
MOSFET	17
Driver	
Dead Time	48
Programmable Dead Time	45
Undervoltage Lockout Selection	49
Gate Driver Enables	48

	~ ~ ~
MPLAB Assembler, Linker, Librarian	. 208
MPLAB ICD 3 In-Circuit Debugger System	. 209
MPLAB Integrated Development Environment Software	. 207
MPLAB PM3 Device Programmer	. 209
MPLAB REAL ICE In-Circuit Emulator System	
MPLAB X SIM Software Simulator	. 209
MPLINK Object Linker/MPLIB Object Librarian	. 208
MSSP	. 153
Arbitration	. 155
Baud Rate Generator	. 188
Block Diagram (I <sup>2</sup> C Master Mode)	. 153
Block Diagram (I <sup>2</sup> C Slave Mode)	. 154
Clock Stretching	
I <sup>2</sup> C Bus Terms	
I <sup>2</sup> C Master Mode	. 174
I <sup>2</sup> C Mode	. 154
I <sup>2</sup> C Mode Operation	. 156
I <sup>2</sup> C Slave Mode Operation	
Overview	

#### 0

OPCODE Field Descriptions	195
OPTION_REG Register	
Oscillator	
Associated Registers	
Calibration	
Delay Upon Base Frequency Change	82
Delay Upon Power-up	82
Delay Upon Wake-up	
Frequency Tuning	
Internal	
OSCTUNE Register	
Output	
Drive Circuitry	19
Overvoltage	39
OVCON Register	39
OVREFCON Register	
Protection	
Туре	
Output Regulation Reference Voltage Configuration	46
OVCON Register	39
Overvoltage Lockout	
Input	37
OVREFCON Register	
	00

#### Ρ

Deskesing	044
Packaging	
Marking	
Specifications	
PCL	
Modifying	
PCLATH.	
PCON Register	
PE1 Register	
Peak Current Mode	
PICkit 3 In-Circuit Debugger/	
PICkit 3 In-Circuit Programmer	
PIE1 Register	
PIE2 Register	
Pin Diagram	
24-Pin QFN	2
28-Pin QFN	4
Pinout Description	
Summary	
Table	13
PIR1 Register	

PIR2 Register		
PMADRH Register		
PMADRL Register	103,	104
PMCON1 Register	103,	105
PMCON2 Register		103
PMDATH Register		104
PMDATL Register		104
PORTGPA	109,	119
ANSELA Register		110
Associated Registers		113
Functions and Output Priorities		
Interrupt-on-Change		
Output Priority		
Register		
Weak Pull-Ups		
PORTGPB		
ANSELB Register		
Associated Registers		
Functions and Output Priorities		
Interrupt-on-Change		
Output Priority		
Register		
Weak Pull-Ups		
Power-Down Mode (Sleep)		
Associated Registers		
Power-on Reset (POR)		
Power-up Timer (PWRT)		
Primary Input Current Offset Adjust		42
Program Memory		
Map and Stack (MCP19114)		67
Organization		67
Protection		80
Programming, Device Instructions		195
Pulse-Width Modulation		
Control Logic		151
Pulse-Width Modulation. See PWM		
PWM		34
Associated Registers		
Control Logic		
Duty Cycle		
Enhanced Module		
Fixed Frequency		
Operation During Sleep		
Output		
Period		
Requirements		
Simplified Diagram		
Stand-alone Mode		
Standard Mode		
Steering		
Switching Frequency Synchronization Mode		
Timing Diagram		34
R		
Read-Modify-Write Operations Registers		195

ABECON (Analog Block Enable Control)49ADCON0 (A/D Control 0)129ADCON0 (Analog-to-Digital Control)57ADCON1 (A/D Control 1)130ADRESH (ADC Result High)130ADRESL (ADC Result Low)130ANSELA (Analog Select GPA)112ANSELB (Analog Select GPB)117CALWD1 (Calibration Word 1)59CALWD10 (Calibration Word 10)66

CALWD2 (Calibration Word 2) 60
CALWD3 (Calibration Word 3)
CALWD4 (Calibration Word 4) 61
CALWD5 (Calibration Word 5) 62
CALWD6 (Calibration Word 6)
CALWD7 (Calibration Word 7)
CALWD8 (Calibration Word 8)64
CALWD9 (Calibration Word 9)
CCDCON (Dual Capture/Compare Control Module) 149
CONFIG (Configuration Word)79
DEADCON (Driver Dead Time Control)
DESATCON (Desaturation Comparator Control) 41
FSR (File Select Register)77
General Purpose Register
ICLEBCON (Input Current Leading Edge Blanking
Control) 43
ICOACON (Input Current Offset Adjust Control) 42
INDF
INTCON (Interrupt Control)
IOCA (Interrupt-on-Change PORTGPA) 120
IOCB (Interrupt-on-Change PORTGPB) 120
MODECON (Master/Slave and RFB MUX Control) 51
OPTION_REG (Option)
OSCTUNE (Oscillator Tuning)81
OVCON (Output Overvoltage Comparator Control) 39
OVREFCON (Output Overvoltage Detect Level) 39
PCON (Power Control)
PE1 (Analog Peripheral Enable1 Control)
PIE1 (Peripheral Interrupt Enable 1)
PIE2 (Peripheral Interrupt Enable 2)
PIR1 (Peripheral Interrupt Flag 1)
PIR2 (Peripheral Interrupt Flag 2)
PMADRH (Program Memory Address High) 103, 105
PMADRI (Program Memory Address Low) 103 104
PMADRL (Program Memory Address Low) 103, 104
PMCON1 (Program Memory Control 1) 103, 105
PMCON1 (Program Memory Control 1) 103, 105
PMCON1 (Program Memory Control 1) 103, 105 PMCON2 (Program Memory Control 2) 103
PMCON1 (Program Memory Control 1) 103, 105 PMCON2 (Program Memory Control 2) 103 PMDATH (Program Memory Data High) 104
PMCON1 (Program Memory Control 1)
PMCON1 (Program Memory Control 1) 103, 105 PMCON2 (Program Memory Control 2) 103 PMDATH (Program Memory Data High) 104
PMCON1 (Program Memory Control 1)

VREFCON (Current/voltage Regulation Set Point
Control)
WPUGPA (Weak Pull-up PORTGPA Register) 112
WPUGPB (Weak Pull-up PORTGPB Register) 116
Requirements
A/D Acquisition131
A/D Conversion
External Clock, Timing 30
I/O, Timing
PWM
Reset, Watchdog Timer, Oscillator Start-up Timer
and Power-up Timer
Timer0 External Clock
Resets
Associated Registers
Brown-out
Determining Causes
Power-on
Watchdog Timer
-

# S

Sleep	
Wake-up from	
Wake-up Using Interrupts	100
Slope Compensation	
SLPCRCON Register	44
Software Simulator (MPLAB X SIM)	209
Special Event Trigger	
Capture/Compare Module	148
Special Function Registers (SFR)	68
SSPADD Register	193
SSPADD2 Register	194
SSPCON1 Register	190
SSPCON2 Register	191
SSPCON3 Register	192
SSPMSK Register	193
SSPMSK1 Register	173
SSPMSK2 Register	194
SSPOV	179
SSPOV Status Flag	179
SSPSTAT Register	
R/W Bit	158
Stack	77
Start-up	20
Start-up Sequence	
STATUS Register	69
System Bench Testing	57

### т

T1CON Register	
T2CON Register	
Temperature Indicator Module	123
Circuit Operation	
Temperature Output	123
Thermal Specifications	
Timer0	
8-bit Counter Mode	
8-bit Timer Mode	
Associated Registers	
Block Diagram	
External Clock	
Requirements	
Timing	
Interrupt	
Module	
Features	

Operation	135
During Sleep	136
Software Programmable Prescaler	135
Switching Prescaler	136
Т0СКІ	136
TMR0 Register	
Timer1	137
Associated Registers	139
Block Diagram	
Clock Source Selection	
Control Register	
External Clock Timing	
Interrupt	
Module	
Features	
Operation	
During Sleep	
Prescaler	
TMR1H Register	
TMR1L Register	137
Timer2	
Associated Registers	
Block Diagram	
Control Register	142
Module	141
Features	141
Operation	141
Timers	
Timer1 (T1CON)	137
Timer2 (T2CON)	
Timing Diagrams	
A/D Conversion	36
Acknowledge Sequence	181
Acknowledge Sequence Baud Rate Generator with Clock Arbitratior	181
Acknowledge Sequence Baud Rate Generator with Clock Arbitratior BRG Reset Due to SDA Arbitration	181 1 175
Acknowledge Sequence Baud Rate Generator with Clock Arbitratior BRG Reset Due to SDA Arbitration During Start Condition	181 1 175 184
Acknowledge Sequence Baud Rate Generator with Clock Arbitratior BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con	181 n 175 184 dition
Acknowledge Sequence Baud Rate Generator with Clock Arbitratior BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1)	
Acknowledge Sequence Baud Rate Generator with Clock Arbitratior BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2)	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Case	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Case Bus Collision During a Stop Condition (Case Bus Collision During a Stop Condition (Case	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Case Bus Collision for Transmit and Acknowledg	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Case Bus Collision for Transmit and Acknowledg Clock Synchronization	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Case Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Cas Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Cas Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Cas Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Cas Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Case Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit I/O	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Case Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit I/O	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Cas Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit I/O	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Cas Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit I/O	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Cas Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit I/O	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Case Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit I/O	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2) Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD/ Bus Collision During a Stop Condition (Cas Bus Collision During a Stop Condition (Cas Bus Collision During a Stop Condition (Cas Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit I/O	
Acknowledge Sequence	
Acknowledge Sequence Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Start Condition Bus Collision During a Repeated Start Con (Case 1) Bus Collision During a Repeated Start Con (Case 2). Bus Collision During a Start Condition (SCI Bus Collision During a Start Condition (SD) Bus Collision During a Start Condition (SD) Bus Collision During a Stop Condition (Case Bus Collision During a Stop Condition (Case Bus Collision for Transmit and Acknowledg Clock Synchronization First Start Bit	
Acknowledge Sequence	

Timing Parameter Symbology	
TRISGPA	
Register	
TRISGPB	
Register	
Typical Performance Curves	

## U

Undervoltage Lockout	
Input	

nuci voltage Lockout	
Input	
Selection for MOSFET Driver	

### ۷

VINCON Register	
VINOVLO Register	
VINUVLO Register	
V <sub>RFF2</sub> Voltage Reference	
VREF2CON Register	
VREFCON Register	

#### W

Watchdog Timer. See WDT	
WCOL	
Status Flag 175, 177, 179, 181	
WCOL Status Flag 181	
WDT 101	
Associated Registers102	2
Block Diagram 101	
Configuration Word w/ Watchdog Timer 102	2
Operation101	
Period	
Programming Considerations101	
Reset	3
Switching Prescaler136	
WPUGPA Register	2
WPUGPB Register	5
WWW Address	5
WWW, On-Line Support7	7

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to m ake fi les an d i nformation e asily av ailable to customers. Accessible by using your favorite Internet browser, th e w eb si te c ontains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's c ustomer notification s ervice h elps keep customers current on Microchip products. Subscribers will r eceive e-mail notification w henever t here are changes, upd ates, rev isions or errat a related to a specified product family or development tool of interest.

To register, access t he Microchip w eb s ite a t www.microchip.com. U nder "Sup port", c lick o n "Customer Cha nge No tification" and fo llow th e registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip p roducts c an rec eive as sistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers sh ould con tact the ir dis tributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A lis ting of s ales offices and lo cations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

NOTES:

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	[ <u>X]</u> (1)	- <u>x</u>	<u>/xx</u>	<u>xxx</u>	Exa	amples:			
Device	Tape and Ree Option	I Temperature Range	Package	Pattern	a)	MCP19114-E/MJ:	Extended Temperature, 24 LD QFN 4x4 package		
Device:	H MCP19115: [	Digitally Enhanced F High-Speed Controll Digitally Enhanced F High-Speed Controll	er WM Power An	Ū	b)	MCP19114T-E/MJ	: Tape and Reel, Extended Temperature, 24 LD QFN 4x4 package		
					a)	MCP19115-E/MQ:	Extended Temperature, 28 LD QFN 5x5 package		
Tape and Reel Option:		ndard packaging (tu be and Reel	ibe)		b)	MCP19115T-E/M	Q: Tape and Reel, Extended Temperature, 28 LD QFN 5x5 package		
Temperature Range:	E= -40°C to +125°C (Extended)				<b>Note 1:</b> Tape and Reel identifier only appears in th e catalog p art numb er				
Package:	4x4x0 MQ = 28-Le	ead Plastic Quad Fla ).9 mm Body (QFN) ead Plastic Quad Fla ).9 mm Body (QFN)	at, No Lead Pad	Ū		ordering on th e_d your Mi package	description. This identifier is used for ordering purposes and is not printed on the device package. C heck with your Mi crochip Sales Of fice for package av ailability with the T ape and Reel option.		

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information c ontained in t his p ublication regarding d evice applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES N O R EPRESENTATIONS OR WARRANTIES OF AN Y KIN D W HETHER EXPRESS OR IMPLIED, WR ITTEN O R O RAL, STATUTORY OR OTHERWISE, RE LATED T O T HE I NFORMATION, INCLUDING B UT NOT L IMITED T O IT S C ONDITION, QUALITY, PE RFORMANCE, M ERCHANTABILITY OR FITNESS FOR PU RPOSE. Microchip dis claims al I lia bility arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold h armless M icrochip from a ny an d al I da mages, c laims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Rinted on recycled paper.

ISBN: 978-1-63276-034-0

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2401-1200

Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205 China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/21/14